dac1408d750 NXP Semiconductors, dac1408d750 Datasheet - Page 97

• Manufacturer Part Number: dac1408d750
• Description: Dac1408d750 Dual 14-bit Dac; Up To 750 Msps; 2?, 4? Or 8? Interpolating With Jesd204a Interface
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 166. LN1_CFG_8 register (address 18h) bit
Table 167. LN1_CFG_9 register (address 19h) bit
Table 168. LN1_CFG_10 register (address 1Ah) bit
Table 169. LN1_CFG_11 register (address 1Bh) bit
Table 170. LN1_CFG_12 register (address 1Ch) bit
Table 171. LN1_CFG_13 register (address 1Dh) bit
Table 172. PAGE_ADDRESS register (address 1Fh) bit
Table 173. Page 7 register allocation map . . . . . . . . . . . .83
Table 174. LN2_CFG_0 register (address 00h) bit
Table 175. LN2_CFG_1 register (address 01h) bit
Table 176. LN2_CFG_2 register (address 02h) bit
Table 177. LN2_CFG_3 register (address 03h) bit
Table 178. LN2_CFG_4 register (address 04h) bit
Table 179. LN2_CFG_5 register (address 05h) bit
Table 180. LN2_CFG_6 register (address 06h) bit
Table 181. LN2_CFG_7 register (address 07h) bit
Table 182. LN2_CFG_8 register (address 08h) bit
Table 183. LN2_CFG_9 register (address 09h) bit
Table 184. LN2_CFG_10 register (address 0Ah) bit
Table 185. LN2_CFG_11 register (address 0Bh) bit
Table 186. LN2_CFG_12 register (address 0Ch) bit
Table 187. LN2_CFG_13 register (address 0Dh) bit
Table 188. LN3_CFG_0 register (address 10h) bit
Table 189. LN3_CFG_1 register (address 11h) bit
Table 190. LN3_CFG_2 register (address 12h) bit
Table 191. LN3_CFG_3 register (address 13h) bit
Table 192. LN3_CFG_4 register (address 14h) bit
Table 193. LN3_CFG_5 register (address 15h) bit
Table 194. LN3_CFG_6 register (address 16h) bit
Table 195. LN3_CFG_7 register (address 17h) bit
DAC1408D750
Product data sheet
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .81
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .81
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .81
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .82
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .82
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .82
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .82
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 2 December 2010
Table 196. LN3_CFG_8 register (address 18h) bit
Table 197. LN3_CFG_9 register (address 19h) bit
Table 198. LN3_CFG_10 register (address 1Ah) bit
Table 199. LN3_CFG_11 register (address 1Bh) bit
Table 200. LN3_CFG_12 register (address 1Ch) bit
Table 201. LN3_CFG_13 register (address 1Dh) bit
Table 202. PAGE_ADDRESS register (address 1Fh) bit
Table 203. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 90
Table 204. Revision history . . . . . . . . . . . . . . . . . . . . . . . 91
2×, 4× or 8× interpolating DAC with JESD204A
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
DAC1408D750
© NXP B.V. 2010. All rights reserved.
97 of 98