saf7129ah NXP Semiconductors, saf7129ah Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saf7129ah
Manufacturer Part Number
saf7129ah
Description
Saf7129ah Digital Video Encoder
Manufacturer
NXP Semiconductors
Datasheet
1.SAF7129AH.pdf
(56 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
saf7129ah/V1
Manufacturer:
DALLAS
Quantity:
101
Company:
Part Number:
saf7129ah/V1,518
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Company:
Part Number:
saf7129ah/V1,557
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Philips Semiconductors
Table 22 Subaddress 51H
Table 23 Subaddress 52H
Table 24 Subaddress 53H
Table 25 Subaddress 54H
2004 Mar 16
Digital video encoder
7 to 0
7 to 0
7 to 0
BIT
BIT
BIT
BIT
7
6
5
4
3
2
1
0
LUTU[7:0]
LUTV[7:0]
LUTY[7:0]
SYMBOL
SYMBOL
SYMBOL
SYMBOL
VPSEN
EDGE2
EDGE1
VPSEL
ENCIN
RGBIN
DELIN
LUT for the colour values inserted in case of key colour 2 U detection in the MPEG input
data stream.
LUTU[7:0] = 80H; default value after reset
LUT for the colour values inserted in case of key colour 2 V detection in the MPEG input
data stream.
LUTV[7:0] = 80H; default value after reset
LUT for the colour values inserted in case of key colour 2 Y detection in the MPEG input
data stream.
LUTY[7:0] = 80H; default value after reset
0 = video programming system data insertion is disabled; default state after reset
1 = video programming system data insertion in line 16 is enabled
This bit is not used and should be set to logic 0.
0 = encoder path is fed with MP
1 = encoder path is fed with output signal of fader; see Section 7.1
0 = RGB path is fed with MP
1 = RGB path is fed with output signal of fader; see Section 7.1
0 = not supported in current version; do not use
1 = recommended value; default state after reset
0 = not supported in current version; do not use
1 = recommended value; default state after reset
0 = MP
1 = MP
0 = MP
1 = MP
B
B
A
A
data is sampled on the rising clock edge; default state after reset
data is sampled on the falling clock edge
data is sampled on the rising clock edge; default state after reset
data is sampled on the falling clock edge
22
B
input data; fader is bypassed; default state after reset
B
input data; fader is bypassed; default state after reset
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
SAF7129AH
Product specification