ep1sgx25d Altera Corporation, ep1sgx25d Datasheet - Page 92

no-image

ep1sgx25d

Manufacturer Part Number
ep1sgx25d
Description
Stratix Gx Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep1sgx25dF1020
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1sgx25dF1020C5
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C5
Manufacturer:
ALTERA
Quantity:
200
Part Number:
ep1sgx25dF1020C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1sgx25dF1020C5N
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
7
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
200
Part Number:
ep1sgx25dF1020C6N
Manufacturer:
ALTERA
Quantity:
3 000
TriMatrix Memory
Figure 4–15. M512 RAM Block LAB Row Interface
4–26
Stratix GX Device Handbook, Volume 1
Direct link
interconnect
to adjacent LAB
Direct link
interconnect
from adjacent LAB
C4 and C8
Interconnects
8
Small RAM Block Local
Interconnect Region
10
M4K RAM Blocks
The M4K RAM block includes support for true dual-port RAM. The M4K
RAM block implements buffers for a wide variety of applications such as
storing processor code, implementing lookup schemes, and
implementing larger memory applications. Each block contains
4,608 RAM bits (including parity bits). M4K RAM blocks can be
configured in the following modes:
When configured as RAM or ROM, you can use an initialization file to
pre-load the memory contents.
True dual-port RAM
Simple dual-port RAM
Single-port RAM
FIFO
ROM
Shift register
2
datain
Clocks
M512 RAM
LAB Row Clocks
Block
dataout
address
Signals
Control
Altera Corporation
Direct link
interconnect
to adjacent LAB
Direct link
interconnect
from adjacent LAB
R4 and R8
Interconnects
February 2005

Related parts for ep1sgx25d