ade7518 Analog Devices, Inc., ade7518 Datasheet - Page 76

• Manufacturer Part Number: ade7518
• Description: Single-phase Energy Measurement Ic With 8052 Mcu, Rtc, And Lcd Driver
• Manufacturer: Analog Devices, Inc.

ADE7518
INTERRUPT FLAGS
The interrupt flags and status flags associated with the interrupt vectors are shown in Table 62 and Table 63. Most of the interrupts have
flags associated with them.
Table 62. Interrupt Flags
Interrupt Source
IE0
TF0
IE1
TF1
RI + TI
TF2 + EXF2
IPSM (Power Supply)
IADE (Energy Measurement DSP)
Table 63. Status Flags
Interrupt Source
ISPI/I2CI
IRTC (RTC Interval Timer)
WDT (Watchdog Timer)
1
A functional block diagram of the interrupt system is shown in
Figure 75. Note that the PSM interrupt is the only interrupt in
the highest priority level.
If an external wake-up event occurs to wake the ADE7518 from
PSM2, a pending external interrupt is generated. When the EX0
or EX1 bit in the Interrupt Enable SFR (IE, 0xA8) is set to enable
external interrupts, the program counter is loaded with the IE0
or IE1 interrupt vector. The IE0 and IE1 interrupt flags in the
TCON register are not affected by events that occur when the
8052 MCU core is shut down during PSM2. See the Power
Supply Management (PSM) Interrupt section.
The RTC and I
interrupts cannot be cleared without entering their respective
interrupt service routines. Clearing the RTC midnight flags and
alarm flags does not clear a pending RTC interrupt. Similarly,
There is no specific flag for ISPI/I2CI; however, all flags for SPI2CSTAT need to be read to assess the reason for the interrupt.
2
C/SPI interrupts are latched such that pending
Flag
SPI2CSTAT
SPI2CSTAT
TIMECON.7
TIMECON.2
WDCON.2
Flag
TCON.1
TCON.5
TCON.3
TCON.7
SCON.1
SCON.0
T2CON.7
T2CON.6
IPSMF.6
MIRQSTL.7
1
1
Bit Name
IE0
TF0
IE1
TF1
TI
RI
TF2
EXF2
FPSM
ADEIRQFLAG
Bit Name
N/A
N/A
MIDNIGHT
ALARM
WDS
Rev. 0 | Page 76 of 128
Description
External Interrupt 0.
Timer 0.
External Interrupt 1.
Timer 1.
Transmit Interrupt.
Receive Interrupt.
Timer 2 Overflow Flag.
Timer 2 External Flag.
PSM Interrupt Flag.
Read MIRQSTH, MIRQSTM, MIRQSTL.
Description
SPI Interrupt Status Register.
I
RTC Midnight Flag.
RTC Alarm Flag.
Watchdog Timeout Flag.
2
C Interrupt Status Register.
clearing the I
(SPISTAT, 0xEA) does not cancel a pending I
These interrupts remain pending until the RTC or I
interrupt vectors are enabled. Their respective interrupt service
routines are entered shortly thereafter.
Figure 75 shows how the interrupts are cleared when the interrupt
service routines are entered. Some interrupts with multiple
interrupt sources are not automatically cleared; specifically, the
PSM, ADE, UART, and Timer 2 interrupt vectors. Note that the
INT0 and INT1 interrupts are only cleared if the external interrupt
is configured to be triggered by a falling edge by setting IT0 in
the Timer/Counter 0 and Timer/Counter 1 Control SFR (TCON,
0x88). If INT0 or INT1 is configured to interrupt on a low level,
the interrupt service routine is re-entered until the respective
pin goes high.
2
C/SPI status bits in the SPI Interrupt Status SFR
2
C/SPI interrupt.
2
C/SPI