lan91c100fd Standard Microsystems Corp., lan91c100fd Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
lan91c100fd
Manufacturer Part Number
lan91c100fd
Description
Lan91c100fd Rev. B Feast Fast Ethernet Controller With Full Duplex Capability
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN91C100FD.pdf
(67 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan91c100fd-SS
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan91c100fdQFP
Manufacturer:
SMSC
Quantity:
1 831
Part Number:
lan91c100fdQFP
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan91c100fdTQFP
Manufacturer:
SMSC
Quantity:
1 831
Part Number:
lan91c100fdTQFP
Manufacturer:
SMSC
Quantity:
20 000
SMSC DS – LAN91C100FD REV. B
99, 101, 100,
5, 10, 23, 27,
PQFP/TQFP
83, 85, 107,
82, 94, 111,
84, 87, 88,
90, 91, 96,
98, 89, 92,
31, 57, 73,
41, 63, 74,
14, 32, 46,
50, 66, 75,
103, 102,
119, 125,
132, 143,
165, 179,
116, 120,
122, 128,
134, 138,
169, 174,
180, 185,
186, 191
PIN NO.
104
205
200
203
201
208
207
206
197
199
97
86
93
3
4
2
RAM
Address
Bus
Receive
DMA
Crystal 1
Crystal 2
Power
Analog
Power
Ground
Analog
Ground
Transmit
Enable
Transmit
Data
Carrier
Sense
Collision
Detect
Receive
Data
Transmit
Clock
Receive
Clock
NAME
RA2-RA16
nROE
nRWE0-
RWE3
RCVDMA
XTAL1
XTAL2
VDD
AVDD
GND
AGND
TXEN
TXD
CRS
COL
RXD
TXC
RXC
SYMBOL
DESCRIPTION OF PIN FUNCTIONS
BUFFER
pulldown
pulldown
TYPE
pullup
pullup
pullup
I with
I with
I with
I with
I with
O4
O4
O4
Iclk
O4
O4
O4
Page 7
Outputs.
doubleword
LAN91C100FD.
Output. Active low signal used to read a
doubleword from buffer RAM.
Outputs. Active low signals used to write any byte,
word or dword in RAM.
Output. This pin is active during LAN91C100FD
write memory cycles of receive packets.
An external 25 MHz crystal is connected across
these pins. If a TTL clock is supplied instead, it
should be connected to XTAL1 and XTAL2 should
be left open.
+5V power supply pins.
+5V analog power supply pins.
Ground pins.
Analog ground pin.
Output. Used for 10 Mbps ENDEC. This pin stays
low when MIISEL is high.
Output. NRZ Transmit Data for 10 Mbps ENDEC
interface.
Input.
interface. This pin is ignored when MIISEL is high.
Input. Collision detection indication from 10 Mbps
ENDEC interface.
MIISEL is high.
Input. NRZ Receive Data from 10 Mbps ENDEC
interface. This pin is ignored when MIISEL is high.
Input. 10 MHz transmit clock used in 10 Mbps
operation.
high.
Input. 10 MHz receive clock recovered by the 10
Mbps ENDEC. This pin is ignored when MIISEL is
high.
Carrier sense from 10 Mbps ENDEC
This bus specifies the buffer RAM
This pin is ignored when MIISEL is
being
DESCRIPTION
This pin is ignored when
accessed
by
Rev. 03-28-07
the