lan9118 Standard Microsystems Corp., lan9118 Datasheet - Page 87

• Manufacturer Part Number: lan9118
• Description: Lan9118 High-performance Single-chip 10/100 Non-pci Ethernet Controller
• Manufacturer: Standard Microsystems Corp.

High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9118
5.3.18
5.3.19
BITS
BITS
31:0
31-0
DESCRIPTION
Free Running SCLK Counter (FR_CNT):
Note:
Note:
DESCRIPTION
RX Dropped Frame Counter (RX_DFC). This counter is incremented every
time a receive frame is dropped. RX_DFC is cleared on any read of this
register.
An interrupt can be issued when this counter passes through its halfway
point (7FFFFFFFh to 80000000h).
FREE_RUN—Free-Run 25MHz Counter
This register reflects the value of the free-running 25MHz counter.
RX_DROP– Receiver Dropped Frames Counter
This register indicates the number of receive frames that have been dropped.
Offset:
Offset:
This field reflects the value of a free-running 32-bit counter. At reset
the counter starts at zero and is incremented for every 25MHz
cycle. When the maximum count has been reached the counter will
rollover. When read in 16-bit mode the count value is latched on
the first read. The FREE_RUN counter can take up to 160nS to
clear after a reset event.
This counter will run regardless of the power management states
D0, D1 or D2.
9Ch
A0h
DATASHEET
87
Size:
Size:
32 bits
32 bits
TYPE
TYPE
RO
RC
Revision 1.5 (07-11-08)
00000000h
DEFAULT
DEFAULT
-