lan9215i Standard Microsystems Corp., lan9215i Datasheet - Page 58

• Manufacturer Part Number: lan9215i
• Description: Lan9215i 16-bit Non-pci 10/100 Ethernet Controller With Hp Auto-mdix And Industrial Temperature Support
• Manufacturer: Standard Microsystems Corp.

Revision 2.3 (08-06-08)
3.13.2
3.13.3
29:16
BITS
31
30
15
14
13
Reserved. This bit is reserved. Reads 0.
Filtering Fail. When set, this bit indicates that the associated frame failed the address recognizing
filtering.
Packet Length. The size, in bytes, of the corresponding received frame.
Error Status (ES). When set this bit indicates that the MIL has reported an error. This bit is the
Internal logical “or” of bits 11,7,6 and 1.
Reserved. These bits are reserved. Reads 0.
Broadcast Frame. When set, this bit indicates that the received frame has a Broadcast address.
RX Packet Format
The RX status words can be read from the RX status FIFO port, while the RX data packets can be
read from the RX data FIFO. RX data packets are formatted in a specific manner before the host can
read them as shown in
status word from the RX status FIFO, to ascertain the data size and any error conditions.
Note 3.17 The LAN9215i host bus interface supports 16-bit bus transfers; internally, all data paths
RX Status Format
are 32-bits wide.
transactions.
Host Read
Order
Last
2nd
1st
Figure
Figure 3.18 RX Packet Format
Figure 3.18
3.18. It is assumed that the host has previously read the associated
31
ofs + First Data DWORD
DATASHEET
Optional offset DWORD0
Optional offset DWORDn
Optional Pad DWORD0
Optional Pad DWORDn
16-bit Non-PCI 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Last Data DWORD
describes the host read ordering for pairs of atomic 16-bit
DESCRIPTION
58
.
.
.
.
.
.
.
.
0
SMSC LAN9215i
Datasheet