lan9221 Standard Microsystems Corp., lan9221 Datasheet - Page 101

no-image

lan9221

Manufacturer Part Number
lan9221
Description
High-performance 16-bit Non-pci 10/100 Ethernet Controller With Variable Voltage I/o
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan9221-ABZJ
Manufacturer:
Standard
Quantity:
4 259
Part Number:
lan9221-ABZJ
Manufacturer:
SMSC
Quantity:
40
Part Number:
lan9221-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan9221I-ABZJ
Manufacturer:
FREESCALE
Quantity:
920
Part Number:
lan9221I-ABZJ
Manufacturer:
Standard
Quantity:
4 785
Part Number:
lan9221I-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan9221I-ABZJ
0
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
Datasheet
SMSC LAN9221/LAN9221i
5.3.22
31:24
23:16
BITS
15:8
7:4
3
2
1
Reserved
Automatic Flow Control High Level (AFC_HI). Specifies, in multiples of
64 bytes, the level at which flow control will trigger. When this limit is
reached the chip will apply back pressure or will transmit a pause frame as
programmed in bits [3:0] of this register.
During full-duplex operation only a single pause frame is transmitted when
this level is reached. The pause time transmitted in this frame is
programmed in the FCPT field of the FLOW register in the MAC CSR space.
During half-duplex operation each incoming frame that matches the criteria
in bits [3:0] of this register will be jammed for the period set in the
BACK_DUR field.
Automatic Flow Control Low Level (AFC_LO). Specifies, in multiples of
64 bytes, the level at which a pause frame is transmitted with a pause time
setting of zero. When the amount of data in the RX data FIFO falls below
this level the pause frame is transmitted. A pause time value of zero
instructs the other transmitting device to immediately resume transmission.
The zero time pause frame will only be transmitted if the RX data FIFO had
reached the AFC_HI level and a pause frame was sent. A zero pause time
frame is sent whenever automatic flow control in enabled in bits [3:0] of this
register.
Note:
Backpressure Duration (BACK_DUR). When the LAN9221/LAN9221i
automatically asserts back pressure, it will be asserted for this period of
time. This field has no function and is not used in full-duplex mode. Please
refer to
information.
Flow Control on Multicast Frame (FCMULT). When this bit is set, the
LAN9221/LAN9221i will assert back pressure when the AFC level is
reached and a multicast frame is received. This field has no function in full-
duplex mode.
Flow Control on Broadcast Frame (FCBRD). When this bit is set, the
LAN9221/LAN9221i will assert back pressure when the AFC level is
reached and a broadcast frame is received. This field has no function in full-
duplex mode.
Flow Control on Address Decode (FCADD). When this bit is set, the
LAN9221/LAN9221i will assert back pressure when the AFC level is
reached and a frame addressed to the LAN9221/LAN9221i is received. This
field has no function in full-duplex mode.
AFC_CFG – Automatic Flow Control Configuration Register
This register configures the mechanism that controls both the automatic, and software-initiated
transmission of pause frames and back pressure.
Note: The LAN9221/LAN9221i will not transmit pause frames or assert back pressure if the
Offset:
Table
When automatic flow control is enabled the AFC_LO setting must
always be less than the AFC_HI setting.
transmitter is disabled.
5.5, describing Backpressure Duration bit mapping for more
DESCRIPTION
ACh
DATASHEET
101
Size:
32 bits
TYPE
R/W
R/W
R/W
R/W
R/W
R/W
RO
Revision 2.6 (12-04-08)
DEFAULT
00h
00h
0h
0
0
0
-

Related parts for lan9221