fdc37m707 Standard Microsystems Corp., fdc37m707 Datasheet - Page 114
![no-image](/images/no-image-200.jpg)
fdc37m707
Manufacturer Part Number
fdc37m707
Description
Fdc37m707 Enhanced Super I/o Controller With Wake-up Features
Manufacturer
Standard Microsystems Corp.
Datasheet
1.FDC37M707.pdf
(194 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 114 of 194
- Download datasheet (678Kb)
Stop Cycle Control
Once all IRQ/Data Frames have completed the
Host Controller will terminate IRQSER activity
by initiating a Stop Frame.
Controller can initiate the Stop Frame. A Stop
Frame is indicated when the IRQSER is low for
two or three clocks. If the Stop Frame’s low
time is two clocks then the next IRQSER Cycle’s
sampled mode is the Quiet mode; and any
IRQSER device may initiate a Start Frame in
the second clock or more after the rising edge of
the Stop Frame’s pulse. If the Stop Frame’s low
time is three clocks then the next IRQSER
Cycle’s sampled mode is the Continuos mode;
and only the Host Controller may initiate a Start
Frame in the second clock or more after the
rising edge of the Stop Frame’s pulse.
Latency
Latency for IRQ/Data updates over the IRQSER
bus in bridge-less systems with the minimum
IRQ/Data Frames of seventeen, will range up to
96 clocks (3.84 S with a 25MHz PCI Bus or
2.88uS with a 33MHz PCI Bus). If one or more
PCI to PCI Bridge is added to a system, the
latency
secondary or tertiary buses will be a few clocks
longer
approximately double for asynchronous buses.
EOI/ISR Read Latency
Any serialized IRQ scheme has a potential
implementation issue related to IRQ latency.
IRQ latency could cause an EOI or ISR Read to
precede an IRQ transition that it should have
for
for
IRQ/Data
synchronous
updates
Only the Host
buses,
from
and
the
114
followed. This could cause a system fault. The
host interrupt controller is responsible for
ensuring that these latency issues are mitigated.
The recommended solution is to delay EOIs and
ISR Reads to the interrupt controller by the
same amount as the IRQSER Cycle latency in
order to ensure that these events do not occur
out of order.
AC/DC Specification Issue
All IRQSER agents must drive / sample
IRQSER synchronously related to the rising
edge of PCI bus clock. IRQSER (SIRQ) pin uses
the electrical specification of PCI bus. Electrical
parameters will follow PCI spec. section 4,
sustained tri-state.
Reset and Initialization
The IRQSER bus uses RESET_DRV as its reset
signal. The IRQSER pin is tri-stated by all
agents while RESET_DRV is active. With reset,
IRQSER Slaves are put into the (continuous)
IDLE mode. The Host Controller is responsible
for starting the initial IRQSER Cycle to collect
system’s IRQ/Data default values. The system
then follows with the Continuous/Quiet mode
protocol
subsequent
Controller’s responsibility to provide the default
values to 8259’s and other system logic before
the first IRQSER Cycle is performed.
IRQSER system suspend, insertion, or removal
application, the Host controller should be
programmed into Continuous (IDLE) mode first.
This is to guarantee IRQSER bus is in IDLE
state before the system configuration changes.
(Stop
IRQSER
Frame
Cycles.
pulse
It
width)
is
Host
For
for
Related parts for fdc37m707
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![USB2503-HZH](/images/no-image3.png)
Part Number:
Description:
Interface, Integrated USB2.0 Compatible 3-Port Hub
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![lan91c100fd](/images/no-image3.png)
Part Number:
Description:
Lan91c100fd Rev. B Feast Fast Ethernet Controller With Full Duplex Capability
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![lan91c100](/images/no-image3.png)
Part Number:
Description:
Feast ? Ast Ethernet Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![com20022i](/images/no-image3.png)
Part Number:
Description:
Com20022i 10 Mbps Arcnet Ansi 878.1 Controller With 2k X 8 On-chip Ram
Manufacturer:
Standard Microsystems Corp.
![lpc47n207-jv](/images/no-image3.png)
Part Number:
Description:
Lpc47n207 Lpc Super I/o Irda Hot Docking Chip With Uart Data Brief
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![lpc47s457-ns](/images/no-image3.png)
Part Number:
Description:
Advanced I/o With X-bus Interface
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![com81c17](/images/no-image3.png)
Part Number:
Description:
Twenty Pin Uart Tpuart Corporation
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![MSD7262](/images/no-image3.png)
Part Number:
Description:
Enhanced Small Device Interface Controller
Manufacturer:
Standard Microsystems Corp.
![EMC2301](/images/no-image3.png)
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![EMC2302](/images/no-image3.png)
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![EMC1001](/images/no-image3.png)
Part Number:
Description:
Emc1001 1.5?c Smbus Temperature Sensor In Miniature Sot-23
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![EMC1043](/images/no-image3.png)
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Beta Compensation And Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![EMC1046](/images/no-image3.png)
Part Number:
Description:
1 Degree C Multiple Temperature Sensor With Beta Compensation And Hottest Of Thermal Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![EMC1053](/images/no-image3.png)
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Resistance Error Correction & Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
![EMC1063](/images/no-image3.png)
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet: