ata6832c ATMEL Corporation, ata6832c Datasheet
ata6832c
Related parts for ata6832c
ata6832c Summary of contents
Page 1
... This enables new cost effective board design possibilities to achieve complex mechatronic solutions. The Atmel ATA6832C is a triple half-bridge driver to control up to three different loads by a microcontroller in automotive and industrial applications. Each of the three high-side and three low-side drivers is capable of driving currents up to 1.0A. Due to the enhanced PWM signal (up to 25kHz possible to generate a smooth control of, for example motor without any noise ...
Page 2
... Figure 1-1. Block Diagram Input register Ouput register CLK Fault DO detector 7 PWM 6 Fault detector 1 OUT3S Atmel ATA6832C [Preliminary Serial interface O n ...
Page 3
... OUT1S Used only for final testing connected to OUT1F 17 PGND1 Power ground OUT1 18 PGND3 Power ground OUT3 9216B–AUTO–06/11 Atmel ATA6832C [Preliminary OUT3S 1 12 OUT2F OUT3F 2 11 VS2 ...
Page 4
... CLK DO TP S1L S1H Table 3-1. Bit Atmel ATA6832C [Preliminary] 4 LS2 HS2 LS3 HS3 nPL! PH1 S2L S2H S3L S3H Input Data Protocol Input Register Function Status register reset (high = reset; the bits PSF and OVL in the output ...
Page 5
... 9216B–AUTO–06/11 Atmel ATA6832C [Preliminary] Output Data Protocol Output (Status) Register Function TP Temperature prewarning: high = warning Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load Status LS1 (correct load condition is detected if the corresponding output is switched off) ...
Page 6
... If the OUTx is not connected, a Low-side open load is indicated, because the low-side current sink is higher than the high-side current source, see open load detection current ratio I Out1-3L Switching on an output stage with the OLD bit set to low disables the open-load function for this output. Figure 3-2. Atmel ATA6832C [Preliminary Out1-3H OLD Threshold Level ...
Page 7
... Switching the high side outputs is possible up to 25kHz, low side switches up to 8kHz. Figure 3-3. 9216B–AUTO–06/11 Atmel ATA6832C [Preliminary] , the temperature prewarning bit (TP) in the output register is set. When the jPW set , the affected output is disabled and the corresponding bit in the output register is set , and the SRR bit in the input register is set to high ...
Page 8
... Thermal resistance from junction to ambient 6. Operating Range Parameters Supply voltage Logic supply voltage Logic input voltage Serial interface clock frequency PWM input frequency Junction temperature range Note: 1. Threshold for undervoltage description Atmel ATA6832C [Preliminary] 8 Pin Symbol 10 10 VCC ...
Page 9
... Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to 90% of final level. 3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode. 9216B–AUTO–06/11 Atmel ATA6832C [Preliminary] Test Conditions ISO 7637-1 VDE 0879 Part 2 ESD S 5 ...
Page 10
... Device not in standby for t > 1ms. 2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to 90% of final level. 3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode. Atmel ATA6832C [Preliminary] 10 ≤ 200°C; T ...
Page 11
... Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to 90% of final level. 3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode. 9216B–AUTO–06/11 Atmel ATA6832C [Preliminary] ≤ 200° ...
Page 12
... CLK high time 8.10 CLK low time 8.11 CLK period time 8.12 CLK setup time 8.13 CLK setup time 8.14 DI setup time 8.15 DI hold time *) Type means: A =100% tested 100% correlation tested Characterized on samples Design parameter Atmel ATA6832C [Preliminary] 12 ≤ 200° Pin = 2mA 7 DOL = –2mA ...
Page 13
... Figure 9-1. Serial Interface Timing with Chart Number CS 4 CLK 3 DI CLK DO Inputs DI, CLK, CS: High level = 0.7 Output DO: High level = 0.8 9216B–AUTO–06/11 Atmel ATA6832C [Preliminary low level = 0 low level = 0 ...
Page 14
... Connect the blocking capacitors at V and GND pins. • Recommended value for capacitors at V • Recommended value for capacitors at V • To reduce thermal resistance, place cooling areas on the PCB as close as possible to the GND pins and to the die pad. Atmel ATA6832C [Preliminary ...
Page 15
... Ordering Information Extended Type Number ATA6832C-PIQW 12. Package Information PIN 1 ID Package Drawing Contact: packagedrawings@atmel.com 9216B–AUTO–06/11 Atmel ATA6832C [Preliminary] Package QFN18, 4mm × 4mm Top View Side View Bottom View 10:1 b TITLE Package: VQFN_4x4_18L Exposed pad 2 ...
Page 16
... Revision History Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document. Revision No. 9216B-AUTO-06/11 Atmel ATA6832C [Preliminary] 16 History • Package Information: drawing changed 9216B–AUTO–06/11 ...
Page 17
... Atmel , Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellec- tual property right is granted by this document or in connection with the sale of Atmel products ...