sta015t STMicroelectronics, sta015t Datasheet - Page 16
sta015t
Manufacturer Part Number
sta015t
Description
Mpeg 2.5 Layer Iii Audio Decoder With Adpcm Capability
Manufacturer
STMicroelectronics
Datasheet
1.STA015T.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA015T
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
sta015t$013TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
STA015-STA015B-STA015T
4.1 - STA015 REGISTERS DESCRIPTION
The STA015 device includes 256 I
this document, only the user-oriented registers
are described. The undocumented registers are
reserved. These registers must never be ac-
cessed (in Read or in Write mode). The Read-
Only registers must never be written.
The following table describes the meaning of the
abbreviations used in the I
tion:
VERSION
Address: 0x00 (00)
Type: RO
The VERSION register is read-only and it is used
to identify the IC on the application board.
IDENT
Address: 0x01 (01)
Type: RO
Software Reset: 0xAC
Hardware Reset: 0xAC
IDENT is a read-only register and is used to iden-
tify the IC on an application board. IDENT always
has the value ”0xAC”
16/44
MSB
MSB
V8
b7
b7
1
Symbol
R/WS
UND
R/W
WO
NC
RO
NA
V7
b6
b6
0
V6
b5
b5
1
V5
b4
b4
Read, Write in specific mode
0
Read and Write
V4
b3
b3
Not Applicable
1
2
No Charge
Comment
Read Only
Write Only
Undefined
C registers descrip-
V3
b2
b2
1
2
C registers. In
b1
V2
b1
0
LSB
LSB
b0
V1
b0
0
PLLCTL
Address: 0x05 (05)
Type: R/W
Software Reset: 0xA1
Hardware Reset: 0xA1
UPD_FRAC: when is set to 1, update FRAC in
the switching circuit. It is set to 1 after autoboot.
XTI2OCLK: when is set to 1, use the XTI as input
of the divider X instead of VCO output. It is set to
0 on HW reset.
XTI2DSPCLK: when is to 1, set use the XTI as in-
put of the divider S instead of VCO output. It is
set to 0 on HW reset.
PLLDIS: when set to 1, the VCO output is dis-
abled. It is set to 0 on HW reset.
SYS2OCLK: when is set to 1, the OCLK fre-
quency is equal to the system frequency. It is
useful for testing. It is set to 0 on HW reset.
OCLKEN: when is set to 1, the OCLK pad is en-
able as output pad. It is set to 1 on HW reset.
XTODIS: when is set to 1, the XTO pad is dis-
able. It is set to 0 on HW reset.
XTO_BUF: when this bit is set, the pin nr. 28
(OUT_CLOCK/DATA_REQ) is enabled. It is set
to 0 after autoboot.
PLLCTL (M)
Address: 0x06 (06)
Type: R/W
Software Reset: 0x0C
Hardware Reset: 0x0C
PLLCTL (N)
Address: 0x07 (07)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
The M and N registers are used to configure the
STA015 PLL by DSP embedded software.
M and N registers are R/W type but they are
completely controlled, on STA015, by DSP soft-
ware.
XTO_
MSB
BUF
b7
XTOD
b6
IS
OCLK
EN
b5
SYS2O
CLK
b4
PPLD
b3
IS
XTI2DS
PCLK
b2
XTI2O
CLK
b1
UPD_F
RAC
LSB
b0