sta015t STMicroelectronics, sta015t Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
sta015t
Manufacturer Part Number
sta015t
Description
Mpeg 2.5 Layer Iii Audio Decoder With Adpcm Capability
Manufacturer
STMicroelectronics
Datasheet
1.STA015T.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA015T
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
sta015t$013TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
ADPCM_DATA_READY
Address: 0x52 (82)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
ADR: Adpcm Data Ready
This bit signal (ADPCM encoded data ready)
PLLFRAC_441_H
Address: 0x52 (82)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
The registers are considered logically concate-
nated and contain the fractional values for the
PLL, for 44.1KHz reference frequency.
(see also PLLFRAC_L and PLLFRAC_H regis-
ters)
ADPCM_SAMPLE_FREQ
Address: 0x53 (83)
Type: R/W
PF15 PF14 PF13 PF12 PF11 PF10 PF9
MSB
MSB
b7
b7
X
b6
b6
X
b5
b5
X
b4
b4
X
b3
b3
X
b2
b2
X
b1
b1
X
ADR
LSB
LSB
PF8
b0
b0
Software Reset: 0x00
Hardware Reset: 0x00
ADPCM_SF: Adpcm Sample Frequency
PCMDIVIDER
Address: 0x54 (84)
Type: RW
Software Reset: 0x03
Hardware Reset: 0x03
PCMDIVIDER is used to set the frequency ratio
between the OCLK (Oversampling Clock for
DACs), and the SCKT (Serial Audio Transmitter
Clock).
The relation is the following:
MSB
PD7
b7
X
7
b6
PD6
X
6
0x0A
0x0E
0x02
b5
X
SCKT_freq
PD5
5
STA015-STA015B-STA015T
b4
PD4
4
2 1 + PCM_DIV )
b3
OCLK_freq
PD3
3
ADPCM_SF
b2
PD2
2
16KHz
32KHz
8KHz
b1
PD1
1
LSB
b0
PD0
23/44
0