lm2501sl National Semiconductor Corporation, lm2501sl Datasheet - Page 8

• Manufacturer Part Number: lm2501sl
• Description: Mobile Pixel Link Mpl Camera Interface Serializer And Deserializer
• Manufacturer: National Semiconductor Corporation

www.national.com
OFF (O)
Initialization (I)
Active (A)
Functional Description
SERIAL BUS OPERATION
Bus Overview
The MPL bus is a simple 2-signal line interface that is
intended to replace wide low voltage CMOS video busses
inside handheld portable devices. The MPL physical layer is
purpose-built for an extremely low power and low EMI data
transmission while requiring the fewest number of signal
lines. No external line components are required, as termina-
SERIAL BUS PHASES
There are three bus phases on the MPL serial bus. These
are determined by the state of the MC and MD lines. Two of
the bus phases have options. The MPL bus phases are
shown in Table 1 .
Notes on Line State: 0 = no current (off), L = Logic Low, H = Logic High, X = Low or High, A — Active Clock
Name
WC
MC/MD
WC State
A
A
A
0
FIGURE 4. Master-to-Slave Timing (MC, MDm)
MC State
TABLE 1. MPL Bus Phases
A
A
0
0
MD State
8
X
0
0
0
tion is provided internal to the MPL receiver. The MPL inter-
face is designed to be used with common 50 Ω lines using
standard materials and connectors. Lines may be microstrip
or stripline construction. Total length of the interconnect is
expected to be less than 0.3 meters. This device is meets
the requirements of the MPL-0 Standard (PHY Layer only).
SERIAL BUS TIMING
Data valid is relative to both edges as shown in Figure 4 .
Data valid is specified as: Data Valid before Clock, Data
Valid after Clock, (Note relative to both edges).
Phase Description
Bus is Powered-Off
WC Start Up
MPL Start Up
Data Out (Write)
20091602
Pre-Phase
I (WC)
I (MC)
na
O
Post-Phase
I (WC)
A or O
I (MC)
A