pdi1394p11 NXP Semiconductors, pdi1394p11 Datasheet - Page 16

• Manufacturer Part Number: pdi1394p11
• Description: 3-port Physical Layer Interface
• Manufacturer: NXP Semiconductors

ZZ = High Impedance State
P0 => Pn = Packet data
Philips Semiconductors
22.0 TRANSMIT
When the link wants to transmit information, it will first request
access to the bus through the LREQ pin. Once the phy receives this
request, it will arbitrate to gain control of the bus. When the phy wins
ownership of the serial bus, it will grant the bus to the link by
asserting the ‘transmit’ state on the CTL pins for at least one
SYSCLK cycle, followed by idle for one clock cycle.
The link will take control of the bus by asserting either ‘hold’ or
‘transmit’ on the CTL lines. ‘hold’ is used by the link to keep control
of the bus if it needs some time to prepare the data for transmission.
The phy will keep control of the bus for the link by asserting a
‘data-prefix’ state on the bus. It is not necessary for the link to use
‘hold’ if it is ready to transmit as soon as bus ownership is granted.
When the link is prepared to send data, it will assert ‘transmit’ on the
CTL lines as well as sending the first four bits of the packet on the
D[0:3] lines (assuming 200 Mb/s). The ‘transmit’ state is held on the
CTL pins until the last bits of data have been sent. The link will then
22.1 TRANSMIT TIMING WAVEFORMS
NOTE:
1999 Apr 09
3-port physical layer interface
NOTE:
ZZ = High Impedance State
P
PHY
CTL [0:1]
PHY
D [0:3]
LINK
CTL [0:1]
LINK
D [0:3]
PHY
CTL [0:1]
PHY
D [0:3]
LINK
CTL [0:1]
LINK
CTL [0:1]
0
P
n
= Packet Data
ZZZZ
ZZZZ
0000
P
00
ZZ
ZZ
10
n–1
ZZZZ
ZZZZ
0000
ZZ
ZZ
11
10
P
n
ZZZZ
ZZZZ
0000
0000
ZZ
ZZ
00
01
ZZZZ
ZZZZ
0000
0000
ZZ
ZZ
01
00
Figure 8. Transmit Timing Waveforms
ZZZZ
0000
00
ZZ
ZZZZ
0000
ZZ
01
ZZZZ
ZZZZ
0000
ZZ
ZZ
10
P
00
16
0
assert ‘Idle’ on the CTL lines for one clock cycle after which it
releases control of the interface.
However, there will be times when the link will need to send another
packet without releasing the bus. For example, the link may want to
send consecutive isochronous packets or it may want to attach a
response to an acknowledgment. To do this, the link will assert ‘hold’
instead of ‘Idle’ when the first packet of data has been completely
transmitted. ‘Hold’, in this case, informs the phy that the link needs
to send another packet without releasing control of the bus. The phy
will then wait a set amount of time before asserting ‘transmit’. The
link can then proceed with the transmittal of the second packet. After
all data has been transmitted and the link has asserted ‘Idle’ on the
CTL pins, the phy will assert its own ‘Idle’ state on the CTL lines.
When sending multiple packets in this fashion, it is required that all
data be transmitted at the same speed. This is required because the
transmission speed is set during arbitration and since the arbitration
step will be skipped, there will be no way of informing the network of
a change in speed.
ZZZZ
ZZZZ
0000
ZZ
P
ZZ
10
11
1
ZZZZ
ZZZZ
0000
ZZ
10
P
00
ZZ
2
ZZZZ
0000
ZZ
01
ZZZZ
ZZ
10
P
n
ZZZZ
ZZZZ
0000
0000
ZZ
00
ZZ
01
ZZZZ
ZZZZ
0000
ZZ
00
ZZ
10
P
0
PDI1394P11
Product specification
ZZZZ
ZZZZ
0000
00
ZZ
ZZ
10
P
1
SV00235