W230-03 Cypress Semiconductor Corp., W230-03 Datasheet - Page 11

no-image

W230-03

Manufacturer Part Number
W230-03
Description
Spread Spectrum FTG For Via K7 Chipset
Manufacturer
Cypress Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W230-03H
Manufacturer:
CY
Quantity:
500
Part Number:
W230-03H
Quantity:
1 182
Part Number:
W230-03H
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
W230-03HT
Manufacturer:
CYPRESS
Quantity:
2 000
Part Number:
W230-03X
Manufacturer:
CY
Quantity:
10
PCI Clock Outputs, PCI0:5 (Lump Capacitance Test Load = 30 pF
REF0:1 Clock Outputs (Lump Capacitance Test Load = 20 pF)
48-MHz Clock Output (Lump Capacitance Test Load = 20 pF)
t
t
t
t
t
t
t
t
t
f
Z
f
t
t
t
f
Z
f
f
m/n
t
t
t
f
Z
Parameter
Parameter
Parameter
P
H
L
R
F
D
JC
SK
O
ST
R
F
D
ST
D
R
F
D
ST
o
o
o
Period
High Time
Low Time
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Jitter, Cycle-to-Cycle
Output Skew
CPU to PCI Clock Skew
Frequency Stabilization
from Power-up (cold
start)
AC Output Impedance
Frequency, Actual
Deviation from 48 MHz
PLL Ratio
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Frequency Stabilization
from Power-up (cold start)
AC Output Impedance
Frequency, Actual
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Frequency Stabilization from
Power-up (cold start)
AC Output Impedance
Description
Description
Description
Measured on rising edge at 1.5V
Duration of clock cycle above 2.4V
Duration of clock cycle below 0.4V
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Measured on rising edge at 1.5V. Maximum
difference of cycle time between two adjacent cycles.
Measured on rising edge at 1.5V
Covers all CPU/PCI outputs. Measured on rising
edge at 1.5V. CPU leads PCI output.
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to frequency
stabilization.
Average value during switching transition. Used for
determining series termination value.
PRELIMINARY
Determined by PLL divider ratio (see m/n below)
(48.008 – 48)/48
(14.31818 MHz x 57/17 = 48.008 MHz)
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to fre-
quency stabilization.
Average value during switching transition. Used
for determining series termination value.
Frequency generated by crystal oscillator
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within
1 ms from power-up. Short cycles exist prior to
frequency stabilization.
Average value during switching transition. Used
for determining series termination value.
Test Condition/Comments
Test Condition/Comments
Test Condition/Comments
11
Min.
Min.
0.5
0.5
0.5
0.5
45
45
Min.
1.5
30
12
12
45
1
1
14.318
48.008
57/17
+167
Typ.
Typ.
Typ.
40
40
30
Max.
Max.
Max.
W230-03
250
500
55
55
55
4
4
4
3
2
2
3
2
2
3
MHz
Unit
MHz
ppm
V/ns
V/ns
Unit
V/ns
V/ns
V/ns
V/ns
Unit
ms
ms
ms
%
ns
ns
ns
ps
ps
ns
%
%

Related parts for W230-03