m28w320ect STMicroelectronics, m28w320ect Datasheet
m28w320ect
Available stocks
Related parts for m28w320ect
m28w320ect Summary of contents
Page 1
... AUTOMATIC STAND-BY MODE PROGRAM and ERASE SUSPEND 100,000 PROGRAM/ERASE CYCLES per BLOCK ELECTRONIC SIGNATURE – Manufacturer Code: 20h – Top Device Code, M28W320ECT: 88BAh – Bottom Device Code, M28W320ECB: 88BBh April 2003 M28W320ECT M28W320ECB 32 Mbit (2Mb x16, Boot Block) 3V Supply Flash Memory Figure 1 ...
Page 2
... M28W320ECT, M28W320ECB TABLE OF CONTENTS SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 3. TSOP Connections Figure 4. TFBGA Connections (Top view through package Figure 5. Block Addresses Figure 6. Protection Register Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 SIGNAL DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Address Inputs (A0-A20 Data Input/Output (DQ0-DQ15 Chip Enable (E Output Enable (G Write Enable (W) ...
Page 3
... Figure 9. Read AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Table 16. Read AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Figure 10. Write AC Waveforms, Write Enable Controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Table 17. Write AC Characteristics, Write Enable Controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Figure 11. Write AC Waveforms, Chip Enable Controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Table 18. Write AC Characteristics, Chip Enable Controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Figure 12. Power-Up and Reset AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Table 19. Power-Up and Reset AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 M28W320ECT, M28W320ECB 3/53 ...
Page 4
... PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 22. Ordering Information Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 23. Daisy Chain Ordering Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 APPENDIX A. BLOCK ADDRESS TABLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Table 24. Top Boot Block Addresses, M28W320ECT Table 25. Bottom Boot Block Addresses, M28W320ECB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 APPENDIX B. COMMON FLASH INTERFACE (CFI Table 26. Query Structure Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table 27. CFI Query Identification String . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table 28 ...
Page 5
... The device features an asymmetrical blocked ar- chitecture. The M28W320EC has an array of 71 blocks: 8 Parameter Blocks of 4 KWord and 63 Main Blocks of 32 KWord. M28W320ECT has the Parameter Blocks at the top of the memory ad- dress space while the M28W320ECB locates the Parameter Blocks starting from the bottom. The memory maps are shown in Figure 5, Block Ad- dresses ...
Page 6
... M28W320ECT, M28W320ECB Figure 3. TSOP Connections 6/53 A15 1 48 A14 A13 A12 A11 A10 A20 M28W320ECT M28W320ECB A19 A18 A17 AI05518 A16 V DDQ V SS DQ15 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 V DD DQ11 ...
Page 7
... Figure 4. TFBGA Connections (Top view through package A13 A11 B A14 A10 A15 A12 C D A16 DQ14 E V DDQ DQ15 DQ7 M28W320ECT, M28W320ECB A19 A18 W A17 A9 A20 A6 DQ5 DQ11 DQ2 DQ8 DQ12 DQ6 DQ3 DQ9 DQ13 ...
Page 8
... M28W320ECT, M28W320ECB Figure 5. Block Addresses M28W320ECT Top Boot Block Addresses 1FFFFF 4 KWords 1FF000 1F8FFF 4 KWords 1F8000 1F7FFF 32 KWords 1F0000 00FFFF 32 KWords 008000 007FFF 32 KWords 000000 Note: Also see Appendix A, Tables 24 and 25 for a full listing of the Block Addresses. Figure 6. Protection Register Memory Map ...
Page 9
... V DD DDQ , pacitor close to the pin. See Figure 8, AC Mea- IL surement Load Circuit. The PCB trace widths should be sufficient to carry the required V program and erase currents. M28W320ECT, M28W320ECB , the device is in normal IH provides the power DD provides DDQ . can use a separate supply. ...
Page 10
... M28W320ECT, M28W320ECB BUS OPERATIONS There are six standard bus operations that control the device. These are Bus Read, Bus Write, Out- put Disable, Standby, Automatic Standby and Re- set. See Table 2, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations ...
Page 11
... Manufacturer Code, the Device Code, the Block Lock and Lock-Down Status, or the Protec- tion and Lock Register. See Tables 5, 6 and 7 for the valid address. M28W320ECT, M28W320ECB Table 3. Command Codes Hex Code Block Lock confirm 01h ...
Page 12
... M28W320ECT, M28W320ECB The second latches the block address in the internal state machine and starts the Program/ Erase Controller. If the second bus cycle is not Write Erase Confirm (D0h), Status Register bits b4 and b5 are set and the command aborts. Erase aborts if Reset turns to V ...
Page 13
... Read operations output the Status Register con- tent after the programming has started. The segment can be protected by programming bit 1 of the Protection Lock Register (see Figure 6, M28W320ECT, M28W320ECB Protection Register Memory Map). Attempting to program a previously protected Protection Regis- ter will result in a Status Register error. The pro- tection of the Protection Register is not reversible ...
Page 14
... M28W320ECT, M28W320ECB The lock status can be monitored for each block using the Read Electronic Signature command. Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on Table 4. Commands Commands 1st Cycle Op. Add Data Read Memory 1+ Write X FFh Array ...
Page 15
... Don’t Care OTP data OTP data Don’t Care OTP data OTP data Don’t Care OTP data OTP data Don’t Care OTP data OTP data M28W320ECT, M28W320ECB A8-A20 DQ0-DQ7 DQ8-DQ15 20h 00h BAh 88h BBh 88h DQ0 DQ1 ...
Page 16
... M28W320ECT, M28W320ECB Table 8. Program, Erase Times and Program/Erase Endurance Cycles Parameter Word Program Double Word Program Quadruple Word Program Main Block Program Parameter Block Program Main Block Erase Parameter Block Erase Program/Erase Cycles (per Block) Data Retention Note: 1. Typical time to program a Main or Parameter Block using the Double Word Program and the Quadruple Word Program commands respectively ...
Page 17
... Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate M28W320ECT, M28W320ECB software commands. A locked block can be un- locked by issuing the Unlock command. Lock-Down State Blocks that are Locked-Down (state (0,1,x))are ...
Page 18
... M28W320ECT, M28W320ECB Table 9. Block Lock Status Item Block Lock Configuration Block is Unlocked Block is Locked Block is Locked-Down Table 10. Protection Status Current (1) Protection Status (WP, DQ1, DQ0) Program/Erase Current State Allowed 1,0,0 yes (2) no 1,0,1 1,1,0 yes 1,1,1 no 0,0,0 yes (2) no 0,0,1 0,1,1 no Note: 1. The lock status is defined by the write protect pin and by DQ1 (‘1’ for a locked-down block) and DQ0 (‘1’ for a locked block) as read in the Read Electronic Signature command with ...
Page 19
... Suspend mode. M28W320ECT, M28W320ECB When a Program/Erase Resume command is is- sued the Erase Suspend Status bit returns Low. Erase Status (Bit 5). The Erase Status bit can be used to identify if the memory has failed to verify that the block has erased correctly ...
Page 20
... M28W320ECT, M28W320ECB gram/Erase Controller Status bit is High (Program/ Erase Controller inactive). Bit 2 is set within 5µs of the Program/Erase Suspend command being is- sued therefore the memory may still complete the operation rather than entering the Suspend mode. When a Program/Erase Resume command is is- sued the Program Suspend Status bit returns Low ...
Page 21
... PP Note: 1. Depends on range. plied. Exposure to Absolute Maximum Rating con- ditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality docu- ments. Parameter (1) M28W320ECT, M28W320ECB Value Unit Min Max – °C – 40 125 ° ...
Page 22
... OUT Note: Sampled only, not 100% tested. 22/53 ment Conditions summarized in Table 13, Operating and AC Measurement Conditions. De- signers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters. M28W320ECT, M28W320ECB 70 85 Min Max Min Max Min 2 ...
Page 23
... PP1 Erase operations) Program Voltage V (Program or Erase PPH operations) Program Voltage V PPLK (Program and Erase lock-out) V Supply Voltage (Program DD V LKO and Erase lock-out) M28W320ECT, M28W320ECB Test Condition Min DDQ OUT DDQ 5MHz ± 0.2V, ...
Page 24
... M28W320ECT, M28W320ECB Figure 9. Read AC Waveforms A0-A20 E G DQ0-DQ15 ADDR. VALID CHIP ENABLE Table 16. Read AC Characteristics Symbol Alt t t Address Valid to Next Address Valid AVAV Address Valid to Output Valid AVQV ACC (1) t Address Transition to Output Transition t OH AXQX (1) t Chip Enable High to Output Transition ...
Page 25
... Figure 10. Write AC Waveforms, Write Enable Controlled M28W320ECT, M28W320ECB 25/53 ...
Page 26
... M28W320ECT, M28W320ECB Table 17. Write AC Characteristics, Write Enable Controlled Symbol Alt t t Write Cycle Time AVAV Address Valid to Write Enable High AVWH Data Valid to Write Enable High DVWH Chip Enable Low to Write Enable Low ELWL CS t Chip Enable Low to Output Valid ...
Page 27
... Figure 11. Write AC Waveforms, Chip Enable Controlled M28W320ECT, M28W320ECB 27/53 ...
Page 28
... M28W320ECT, M28W320ECB Table 18. Write AC Characteristics, Chip Enable Controlled Symbol Alt t t Write Cycle Time AVAV Address Valid to Chip Enable High AVEH Data Valid to Chip Enable High DVEH DS Chip Enable High to Address t t EHAX AH Transition t t Chip Enable High to Data Transition ...
Page 29
... Supply Voltages High to Reset High t VDHPH Note: 1. The device Reset is possible but not guaranteed Sampled only, not 100% tested important to assert RP in order to allow proper CPU initialization during power up or reset. M28W320ECT, M28W320ECB tPHWL tPHEL tPHGL Reset Test Condition ...
Page 30
... M28W320ECT, M28W320ECB PACKAGE MECHANICAL Figure 13. TSOP48 - 48 lead Plastic Thin Small Outline 20mm, Package Outline 1 N/2 TSOP-a Note: Drawing is not to scale. Table 20. TSOP48 - 48 lead Plastic Thin Small Outline 20mm, Package Mechanical Data Symbol Typ 0. 30/ ...
Page 31
... M28W320ECT, M28W320ECB ddd BGA-Z35 inches Min Max 0.0472 0.0079 0.0394 0.0138 0.0177 0.2476 0.2555 – – 0.0039 0.2469 0.2547 – – ...
Page 32
... M28W320ECT, M28W320ECB Figure 15. TFBGA47 Daisy Chain - Package Connections (Top view through package Figure 16. TFBGA47 Daisy Chain - PCB Connections proposal (Top view through package 32/ AI03295 7 8 START POINT END ...
Page 33
... Package N = TSOP48 20mm ZB = TFBGA47: 6.39 x 6.37mm, 0.75 mm pitch Temperature Range ° – ° C Option Blank = Standard Packing T = Tape & Reel Packing E = Lead-Free Package, Standard Packing F = Lead-Free Package, Tape & Reel Packing M28W320ECT, M28W320ECB M28W320ECT 33/53 ...
Page 34
... M28W320ECT, M28W320ECB Table 23. Daisy Chain Ordering Scheme Example: Device Type M28W320EC Daisy Chain -ZB = TFBGA47: 6.39 x 6.37mm, 0.75 mm pitch Option Blank = Standard Packing T = Tape & Reel Packing E = Lead-Free Package, Standard Packing F = Lead-Free Package, Tape & Reel Packing Note:Devices are shipped from the factory with the memory content bits erased to ’1’. For a list of available options (Speed, Package, etc ...
Page 35
... M28W320ECT, M28W320ECB 34 32 120000-127FFF 35 32 118000-11FFFF 36 32 110000-117FFF 37 32 108000-10FFFF 38 32 100000-107FFF 39 32 0F8000-0FFFFF 40 32 0F00000-F7FFF 41 32 0E8000-0EFFFF 42 32 0E0000-0E7FFF 43 32 ...
Page 36
... M28W320ECT, M28W320ECB Table 25. Bottom Boot Block Addresses, M28W320ECB Size # Address Range (KWord 1F8000-1FFFFF 69 32 1F0000-1F7FFF 68 32 1E8000-1EFFFF 67 32 1E0000-1E7FFF 66 32 1D8000-1DFFFF 65 32 1D0000-1D7FFF 64 32 1C8000-1CFFFF 63 32 1C0000-1C7FFF 62 32 1B8000-1BFFFF 61 32 1B0000-1B7FFF 60 32 1A8000-1AFFFF 59 32 1A0000-1A7FFF 58 32 198000-19FFFF 57 32 190000-197FFF 56 32 ...
Page 37
... Note: Query data are always presented on the lowest order data outputs (DQ7-DQ0) only. DQ8-DQ15 are ‘0’. M28W320ECT, M28W320ECB structure is read from the memory. Tables 26, 27, 28, 29, 30 and 31 show the addresses used to re- trieve the data. ...
Page 38
... M28W320ECT, M28W320ECB Table 28. CFI Query System Interface Information Offset Data V Logic Supply Minimum Program/Erase or Write voltage DD 1Bh 0027h V Logic Supply Maximum Program/Erase or Write voltage DD 1Ch 0036h V [Programming] Supply Minimum Program/Erase voltage PP 1Dh 00B4h V [Programming] Supply Maximum Program/Erase voltage PP 1Eh 00C6h 1Fh ...
Page 39
... Block size in Region 1 = 0020h * 256 byte 31h 003Eh Region 2 Information 32h 0000h Number of identical-size erase block = 003Eh=1 33h 0000h Region 2 Information 34h 0001h Block size in Region 2 = 0100h * 256 byte M28W320ECT, M28W320ECB Description n in number of bytes Value 4 MByte x16 Async KByte ...
Page 40
... M28W320ECT, M28W320ECB Table 30. Primary Algorithm-Specific Extended Query Table Offset Data ( 35h (P+0)h = 35h 0050h (P+1)h = 36h 0052h Primary Algorithm extended Query table unique ASCII string “PRI” (P+2)h = 37h 0049h (P+3)h = 38h 0031h Major version number, ASCII (P+4)h = 39h 0030h Minor version number, ASCII (P+5)h = 3Ah 0066h Extended Query table contents for Primary Algorithm ...
Page 41
... Protection Register Lock 81h XXXX 82h XXXX 64 bits: unique device number 83h XXXX 84h XXXX 85h XXXX 86h XXXX 87h XXXX 88h XXXX 128 bits: User Programmable OTP 89h XXXX 8Ah XXXX 8Bh XXXX 8Ch XXXX M28W320ECT, M28W320ECB Description 41/53 ...
Page 42
... M28W320ECT, M28W320ECB APPENDIX C. FLOWCHARTS AND PSEUDO CODES Figure 17. Program Flowchart and Pseudo Code Start Write 40h or 10h Write Address & Data Read Status Register YES Invalid Error (1, 2) YES Error (1, 2) YES NO Program to Protected Block Error (1, 2) ...
Page 43
... must be toggled*/ } while (status_register.b7 (status_register.b3==1) /*VPP invalid error */ error_handler ( ) ; if (status_register.b4==1) /*program error */ Program error_handler ( ) ; if (status_register.b1==1) /*program to protect block error */ error_handler ( ) ; } Invalid) and b4 (Program Error) can be made after each program operation or after PP M28W320ECT, M28W320ECB addressToProgram2, dataToProgram2) /*see note (3) */ /*see note (3) */ AI03539b 43/53 ...
Page 44
... M28W320ECT, M28W320ECB Figure 19. Quadruple Word Program Flowchart and Pseudo Code Start Write 56h Write Address 1 & Data 1 (3) Write Address 2 & Data 2 (3) Write Address 3 & Data 3 (3) Write Address 4 & Data 4 (3) Read Status Register YES Invalid Error (1, 2) ...
Page 45
... YES YES Write FFh Read data from another address Write D0h Program Continues M28W320ECT, M28W320ECB program_suspend_command ( ) { writeToFlash (any_address, 0xB0) ; writeToFlash (any_address, 0x70 read status register to check if program has already completed */ do { status_register=readFlash (any_address must be toggled*/ } while (status_register.b7 Program Complete if (status_register.b2==0) /*program completed */ { writeToFlash (any_address, 0xFF) ...
Page 46
... M28W320ECT, M28W320ECB Figure 21. Erase Flowchart and Pseudo Code Start Write 20h Write Block Address & D0h Read Status Register YES YES YES b4 Sequence Error ( YES NO Erase to Protected YES End Note error is found, the Status Register must be cleared before further Program/Erase operations. ...
Page 47
... YES Write FFh Read data from another block or Program/Protection Program or Block Protect/Unprotect/Lock Write D0h Erase Continues M28W320ECT, M28W320ECB erase_suspend_command ( ) { writeToFlash (any_address, 0xB0) ; writeToFlash (any_address, 0x70 read status register to check if erase has already completed */ do { status_register=readFlash (any_address must be toggled*/ } while (status_register.b7 (status_register.b6==0) /*erase completed */ Erase Complete { writeToFlash (any_address, 0xFF) ...
Page 48
... M28W320ECT, M28W320ECB Figure 23. Locking Operations Flowchart and Pseudo Code Start Write 60h Write 01h, D0h or 2Fh Write 90h Read Block Lock States NO Locking change confirmed? YES Write FFh End 48/53 locking_operation_command (address, lock_operation) { writeToFlash (any_address, 0x60) ; /*configuration setup*/ if (lock_operation==LOCK) /*to protect the block*/ writeToFlash (address, 0x01) ...
Page 49
... Program Command status_register=readFlash (any_address must be toggled*/ } while (status_register.b7 (status_register.b3==1) /*VPP invalid error */ error_handler ( ) ; Program if (status_register.b4==1) /*program error */ error_handler ( ) ; if (status_register.b1==1) /*program to protect block error */ error_handler ( ) ; } Invalid) and b4 (Program Error) can be made after each program operation or after PP M28W320ECT, M28W320ECB AI04381 49/53 ...
Page 50
... M28W320ECT, M28W320ECB APPENDIX D. COMMAND INTERFACE AND PROGRAM/ERASE CONTROLLER STATE Table 32. Write State Machine Current/Next, sheet Data Current SR Read When State bit 7 Array Read (FFh) Read Array “1” Array Read Array Prog.Setup Read “1” Status Read Array Status Read Electronic “ ...
Page 51
... Read CFI Query Read Elect.Sg. Read CFI Query Erase Read Elect.Sg. Read CFI Query (complete) Note: Cmd = Command, Elect.Sg. = Electronic Signature, Prog. = Program, Prot = Protection. M28W320ECT, M28W320ECB Command Input (and Next State) Lock Setup Prot. Prog. Lock Confirm (60h) Setup (C0h) (01h) Prot ...
Page 52
... M28W320ECT, M28W320ECB REVISION HISTORY Table 34. Document Revision History Date Version 10-Sep-2001 -01 First Issue V DDQ 06-Nov-2001 -02 Commands Table, Read CFI Query Address on 1st cycle changed to ‘X’ (Table 4) Quadruple Word Program command added, V TFBGA package dimensions added to description. Corrections to Program and 17-Jun-2002 -03 Erase times Table 8, DC Characteristics Table 15 and CFI Tables 28 and 29 ...
Page 53
... All other names are the property of their respective owners Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States © 2003 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES www.st.com M28W320ECT, M28W320ECB 53/53 ...