lpc11u12 NXP Semiconductors, lpc11u12 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
lpc11u12
Manufacturer Part Number
lpc11u12
Description
32-bit Arm Cortex-m0 Microcontroller; Up To 32 Kb Flash; 6 Kb Sram; Usb Device; Usart
Manufacturer
NXP Semiconductors
Datasheet
1.LPC11U12.pdf
(69 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lpc11u12F/201 HN33 0A
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
lpc11u12FBD48/201
Manufacturer:
NXP
Quantity:
1 000
Company:
Part Number:
lpc11u12FBD48/201,
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
lpc11u12FHN33/201
Manufacturer:
NXP
Quantity:
1 000
Part Number:
lpc11u12FHN33/201
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
LPC11U1X
Product data sheet
7.15.1 Features
7.14 System tick timer
7.15 Windowed WatchDog Timer (WWDT)
The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate
a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).
The purpose of the watchdog is to reset the controller if software fails to periodically
service it within a programmable time window.
•
•
•
•
•
•
•
•
•
•
•
•
Four match registers per timer that allow:
– Continuous operation with optional interrupt generation on match.
– Stop timer on match with optional interrupt generation.
– Reset timer on match with optional interrupt generation.
Up to four external outputs corresponding to match registers, with the following
capabilities:
– Set LOW on match.
– Set HIGH on match.
– Toggle on match.
– Do nothing on match.
The timer and prescaler may be configured to be cleared on a designated capture
event. This feature permits easy pulse-width measurement by clearing the timer on
the leading edge of an input pulse and capturing the timer value on the trailing edge.
Internally resets chip if not periodically reloaded during the programmable time-out
period.
Optional windowed operation requires reload to occur between a minimum and
maximum time period, both programmable.
Optional warning interrupt can be generated at a programmable time prior to
watchdog time-out.
Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be
disabled.
Incorrect feed sequence causes reset or interrupt if enabled.
Flag to indicate watchdog reset.
Programmable 24-bit timer with internal prescaler.
Selectable time period from (T
multiples of T
The Watchdog Clock (WDCLK) source can be selected from the IRC or the dedicated
watchdog oscillator (WDO). This gives a wide range of potential timing choices of
watchdog operation under different power conditions.
All information provided in this document is subject to legal disclaimers.
cy(WDCLK)
Rev. 2 — 11 January 2012
4.
cy(WDCLK)
256 4) to (T
32-bit ARM Cortex-M0 microcontroller
cy(WDCLK)
LPC11U1x
2
© NXP B.V. 2012. All rights reserved.
24
4) in
22 of 69