mc9s08ac16 Freescale Semiconductor, Inc, mc9s08ac16 Datasheet - Page 116

no-image

mc9s08ac16

Manufacturer Part Number
mc9s08ac16
Description
Hcs08 Microcontrollers 8-bit Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08ac16CFGE
Manufacturer:
FREESCAL
Quantity:
4 000
Part Number:
mc9s08ac16CFGE
Manufacturer:
FREESCALE
Quantity:
5 800
Part Number:
mc9s08ac16CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08ac16CFGE
Manufacturer:
FREESCALE
Quantity:
5 800
Part Number:
mc9s08ac16CFGE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08ac16CFGE
0
Part Number:
mc9s08ac16CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08ac16CFJE
Manufacturer:
FREESCALE
Quantity:
5 375
Part Number:
mc9s08ac16MFGE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08ac16MFJE
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 7 Central Processor Unit (S08CPUV2)
7.3.5
In extended addressing mode, the full 16-bit address of the operand is located in the next two bytes of
program memory after the opcode (high byte first).
7.3.6
Indexed addressing mode has seven variations including five that use the 16-bit H:X index register pair and
two that use the stack pointer as the base reference.
7.3.6.1
This variation of indexed addressing uses the 16-bit value in the H:X index register pair as the address of
the operand needed to complete the instruction.
7.3.6.2
This variation of indexed addressing uses the 16-bit value in the H:X index register pair as the address of
the operand needed to complete the instruction. The index register pair is then incremented
(H:X = H:X + 0x0001) after the operand has been fetched. This addressing mode is only used for MOV
and CBEQ instructions.
7.3.6.3
This variation of indexed addressing uses the 16-bit value in the H:X index register pair plus an unsigned
8-bit offset included in the instruction as the address of the operand needed to complete the instruction.
7.3.6.4
This variation of indexed addressing uses the 16-bit value in the H:X index register pair plus an unsigned
8-bit offset included in the instruction as the address of the operand needed to complete the instruction.
The index register pair is then incremented (H:X = H:X + 0x0001) after the operand has been fetched. This
addressing mode is used only for the CBEQ instruction.
7.3.6.5
This variation of indexed addressing uses the 16-bit value in the H:X index register pair plus a 16-bit offset
included in the instruction as the address of the operand needed to complete the instruction.
7.3.6.6
This variation of indexed addressing uses the 16-bit value in the stack pointer (SP) plus an unsigned 8-bit
offset included in the instruction as the address of the operand needed to complete the instruction.
116
Extended Addressing Mode (EXT)
Indexed Addressing Mode
Indexed, No Offset (IX)
Indexed, No Offset with Post Increment (IX+)
Indexed, 8-Bit Offset (IX1)
Indexed, 8-Bit Offset with Post Increment (IX1+)
Indexed, 16-Bit Offset (IX2)
SP-Relative, 8-Bit Offset (SP1)
MC9S08AC16 Series Data Sheet, Rev. 0
PRELIMINARY
Freescale Semiconductor

Related parts for mc9s08ac16