mc9s12xs128 Freescale Semiconductor, Inc, mc9s12xs128 Datasheet - Page 200

no-image

mc9s12xs128

Manufacturer Part Number
mc9s12xs128
Description
Hcs12 Microcontrollers 16-bit Automotive Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12xs128CAA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s12xs128CAA
Quantity:
37
Part Number:
mc9s12xs128CAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
3 050
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
3 050
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
5 630
Part Number:
mc9s12xs128MAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAA
0
Part Number:
mc9s12xs128MAA 1M04M
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAE
Manufacturer:
INITIO
Quantity:
3 310
Part Number:
mc9s12xs128MAL
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s12xs128VAA
Quantity:
58
S12X Debug (S12XDBGV3) Module
6.3.2.3
Read: Anytime
Write: Bits 7:6 only when S12XDBG is neither secure nor armed.
200
DBGTCR[7] is reserved. Setting this bit maps the tracing to an unimplemented bus, thus
Address: 0x0022
TSOURCE
TRCMOD
TRANGE
TALIGN
Reset
Field
5–4
3–2
1–0
6
W
R
Bits 5:0 anytime the module is disarmed.
reserved
Trace Source Control Bits — The TSOURCE enables the tracing session. If the MCU system is secured, this
bit cannot be set and tracing is inhibited.
0 No tracing selected
1 Tracing selected
Trace Range Bits — The TRANGE bits allow filtering of trace information from a selected address range when
tracing from the CPU12X in Detail Mode. To use a comparator for range filtering, the corresponding COMPE
bits must remain cleared. If the COMPE bit is not clear then the comparator will also be used to generate state
sequence triggers. See
Trace Mode Bits — See
information is stored. In Loop1 Mode, change of flow information is stored but redundant entries into trace
memory are inhibited. In Detail Mode, address and data for all memory and register accesses is stored. See
Table
Trigger Align Bits — These bits control whether the trigger is aligned to the beginning, end or the middle of a
tracing session. See
Debug Trace Control Register (DBGTCR)
0
7
6-10.
TSOURCE
Table 6-7. SSF[2:0] — State Sequence Flag Bit Encoding
0
6
Figure 6-5. Debug Trace Control Register (DBGTCR)
101,110,111
Table
SSF[2:0]
Table
000
001
010
011
100
Section 6.4.5.2
S12XS Family Reference Manual, Rev. 1.10
Table 6-8. DBGTCR Field Descriptions
6-11.
preventing proper operation.
6-9.
0
5
TRANGE
WARNING
for detailed Trace Mode descriptions. In Normal Mode, change of flow
0
4
Description
State0 (disarmed)
Current State
Final State
Reserved
State1
State2
State3
0
3
TRCMOD
0
2
Freescale Semiconductor
0
1
TALIGN
0
0

Related parts for mc9s12xs128