ata5279n ATMEL Corporation, ata5279n Datasheet
ata5279n
Available stocks
Related parts for ata5279n
ata5279n Summary of contents
Page 1
... LF Data Buffer to Minimize Microcontroller’s CPU Load During a Data Transmission • Small Outline Package: QFN48 Description The ATA5279N coil driver IC intended for passive entry/-go (PEG) systems. It can drive up to six low-frequency-antennas (i.e., coils) to provide a wake-up and ini- tialization channel to the key fob. Figure 1-1. ...
Page 2
... Coil 5 negative connection line pin 1 17 A5N2 Coil 5 negative connection line pin 2 18 VSHF2 Shunt resistor driving pin 2 19 A2N1 Coil 2 negative connection line pin 1 20 A2N2 Coil 2 negative connection line pin 2 ATA5279N [Preliminary RGND ...
Page 3
... PGND2 Boost converter low-side switch output 2 46 VL2 Boost converter low-side switch input 2 47 PGND3 Boost converter low-side switch output 3 48 VL3 Boost converter low-side switch input 3 9125C–RKE–01/09 ATA5279N [Preliminary] Pin Group DS LRL LRL HRL HRL HDL DS - LDL HDL ...
Page 4
... DC-DC converter is also operating connection failure (short circuit on any of the coil connection lines) is detected, the ATA5279N enters the shutdown mode to protect itself from damage. In this mode, the interface operates in idle mode but with all power stages shutdown and no LF transmission command pro- cessing ...
Page 5
... Principle Driver Stage Setup VDS mirr VSin_pre P mirr1 P mirr2 Internal nodes GND ATA5279N [Preliminary] I HSDiag Diag Enable AxP Ax_State N pwr Diag Enable I LS LSDiag 5 ...
Page 6
... Out,p Here, Z priate return line current selector (see also R is the resistance of the externally applied current sense shunt resistor (typ see also Shunt Section 4. “Application” on page ATA5279N [Preliminary] 6 Maximum Possible Coil Driving Signal for a Given Supply Voltage VDS VDS V OUT,max 0.5 ...
Page 7
... Section 4. “Application” on page Boost Converter Maximum Speed (Worst Case and Typical Typical 0.0001 0.0002 0.0003 ATA5279N [Preliminary] 26). The figure below Worst case 0.0004 0.0005 0.0006 0.0007 t (s) = 150°C) and a supply voltage at the VS pin j 7 ...
Page 8
... In the event of such a fault shutdown, the IC can be brought back to operation by resetting its fault register with the appropriate SPI command (please refer also to the Command Description” on page 20 faulty coils is still possible even if there is a failure of one coil. ATA5279N [Preliminary later in this document result, transmission on non- Section 3.9.2 “ ...
Page 9
... Figure 3-4. The structure above can be found in each of the six channels of ATA5279N. As soon as the diagnosis mode is engaged, all channels are operated in this way. On the channel that is actu- ally selected, the setting of the switches can be changed with the Set Coil Current command and the status of the two connection lines can be checked with the Get Driver Setup command ...
Page 10
... The final diagnosis can be identified by changing both channels to the high-side switches (S_H1P and S_H2P). In this case, the two status lines both return 1s – which eliminates the possibility of two short-circuits to ground. ATA5279N [Preliminary] 10 Example 1, Using the Diagnosis Mode VDS ...
Page 11
... Reads back active driver info: O 00000010 – 02h Channel 2 active and A2P returns ant = ----------------------------------------------------- - 300 µA ATA5279N [Preliminary] S_L2P and S_H2N are then open S_H2P and S_H2N are then open Figure 3-5 on page 10 Section 3.9.2 “General Command Description” on could 11 ...
Page 12
... The diagnosis result would be the same both for the above shown circuit and for the A4N line being directly shorted to VS (without the failure in the coil module, here R the combination of the two. ATA5279N [Preliminary] 12 Example 2, Using the Diagnosis Mode VDS ...
Page 13
... To exit the diagnosis mode correctly, two SPI commands have to be sent: the first is the Select Driver command with the DM bit set to 0 and the second is a Reset Fault Status command. See also SPI Command Description. Figure 3-8 illustrate this. ATA5279N [Preliminary] S_H4P and S_L4N are open then S_H4P and S_H4N are open then Figure 13 ...
Page 14
... LSB Figure 3-8. SPI Operation in POL = 1 and PHA = 0 Mode Sample S_CS S_CLK MISO Z MOSI X LSB Figure 3-9. SPI Operation in POL = 0 and PHA = 1 Mode S_CS Setup S_CLK MISO Z X MOSI ATA5279N [Preliminary] 14 Setup Setup Sample LSB MSB ...
Page 15
... The diagram above is using POL = 0 and PHA = setup for the SPI. The values are also valid for the other three configurations. The limits for the timing values shown above can be found in Section 6. “Functional Parameters” on page ATA5279N [Preliminary 20). Note that after power- reset, the IC is ...
Page 16
... This increases the independency of the coil driver from the microcontroller. An interrupt request (IRQ) is triggered when the fill state of the buffer drops below 25 too many words are sent and a FIFO overflow occurs. ATA5279N [Preliminary] 16 Figure 3-12 outlines this. ...
Page 17
... The duration of this command depends on the selected data T (32 / 22) rate (see also above) and the carrier duration T Table 3-3 lists the duration of command execution for the different commands and not the decod- ing or processing time. This is done simultaneous, so that two commands can be executed seamlessly. ATA5279N [Preliminary] Section 17 ...
Page 18
... Figure 3-13. Example for OOK-data Modulation with ATA5279N Coils with high Q values need more periods to reach the desired field strength and hence appro- priate detection level thresholds in the receiver. So the Q factor must be adapted in order to ensure proper data communication ...
Page 19
... First Command Modulator Data BCNT Signal 2 t data depends on the speed setting of the modulator (32 LF-periods in standard and data Modulator Data off 1 0 MACT Signal BCNT Signal ATA5279N [Preliminary] Second Command 24 t data 26 t data Figure 3-13 illustrates the function Current Envelope ...
Page 20
... Additionally, the operability flag of the IC (bit Op) is returned in the word. Note that only if no fault is stored in the fault register and all operation voltages are present and valid, the operability is given (indicated the Op bit). Otherwise, ATA5279N will not process any driver-related command. ...
Page 21
... Otherwise, the internal logic might get corrupted and must then be reset with a negative pulse on the NRES line. Note that this command is also required to bring ATA5279N back into operation mode once the diagnosis mode was active and was then cleared by a Select Driver command. ...
Page 22
... SPI always requires complete data words on the bus. The FIFO buffer is also only filled with complete words. For an example nibbles of LF data (i.e data bits) are to be sent by ATA5279N via the LF channel, the Send LF Data command consists of five words, the header word (here 06h) and four LF data words, whereas the last word contains only four bits (the four least significant) of the LF data ...
Page 23
... Send LF Carrier: This command should be used when a carrier shall be transmitted on the LF channel via the selected coil. The current will be regulated by ATA5279N to the value selected with the last Select Coil Current command (resp. the default value of 50 mA). See also Current Sensing (Zero Cross, Sample and Hold, Integrator)” on page 8 The duration of this carrier can be defined by the T LF data bit, i ...
Page 24
... AxP line. The most typical reason for this is a short-circuit towards ground. • This bit indicates an excessive current through the low-side transistor that drives the AxP 00 line. The most typical reason for this is a short-circuit towards battery. ATA5279N [Preliminary] 24 Fault Assignment between Driver Stages and the Fault Registers MSB The driver group and number that was active when the fault occurred ...
Page 25
... Furthermore, the driver supply voltage present on the VDSx pins is also moni- tored. If the level falls below V Status Register) and driver-related commands cannot be processed. Once the voltage level is valid again, the Op bit is set again, and operability is restored. 9125C–RKE–01/09 ATA5279N [Preliminary] , the operability flag of the chip is cleared (bit Op in the VDS,min 25 ...
Page 26
... Application Find below a typical application schematic for ATA5279N. Figure 4-1. Application Schematic for ATA5279N VBATT OSCI Internal Supply Oscillator X1 POR, BG, UV/OV OSCO S_CS S_CLK SPI LF Data Buffer MOSI MISO C7 VIF NRES Control Logic IRQ Driver Stage Communication BCNT Protocol Handling MACT ...
Page 27
... Boost converter charging choke MHz Crystal or resonator Symbol VDS,max V AxP,max V VSHF,max V V AxNx,max V DIGSUP,max V GND,max V IO,max V CINT,max V ESD T j.max ATA5279N [Preliminary] > 3A sat > 3A sat Min. Max. –0.3 40 –0.3 46 –0 0.3 VDS – 0.3 VCC – 0.3 46 VSHF –0.3 +5.5 –0.3 +0.3 –0 ...
Page 28
... In this column, pin group names are given. Please refer to more details. 2. Operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). Coils with lower impedance should not be used as they might be detected as faulty. ATA5279N [Preliminary] 28 105°C unless otherwise noted. a ...
Page 29
... AxPH,CC = 20V = 0 HDL V AxPH,dile = ±200 mA 30°C = 20V HDL R AxPH,PU = –100 µA = 16.5V I PU,Diag = 0V = 16.5V I PD,Diag = 16.5V LDL I LP,HSCL LDL I LP,LSCL Section 2. “Pin Configuration” on page 2 ATA5279N [Preliminary] Min. Typ. Max. Unit 0.9 2.2 1.8 4.4 220 360 0.45 0.55 VIF VIF 3 6 –1.7 –0.88 1.1 2 – 2.5 4.3 VDS – ...
Page 30
... In this column, pin group names are given. Please refer to more details. 2. Operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). Coils with lower impedance should not be used as they might be detected as faulty. ATA5279N [Preliminary] 30 105°C unless otherwise noted. a ...
Page 31
... V REF, REF,S10 - V REF,S11 - V REF,S12 - V REF,S13 - V REF,S14 - V REF,S15 - V REF,S16 - V REF,S17 - V REF,S18 - V REF,S19 - V REF,S20 Section 2. “Pin Configuration” on page 2 ATA5279N [Preliminary] Min. Typ. Max. Unit 830 970 mV 440 560 mV –2.5 +2.5 mV –20 –8 µ µA 3.15 3.45 V 49.5 54 105 mV 145 157 mV 192 208 mV 245 255 ...
Page 32
... In this column, pin group names are given. Please refer to more details. 2. Operation of coils with higher impedance than the given value is possible but functional limitations might occur (inability to reach to configured coil current). Coils with lower impedance should not be used as they might be detected as faulty. ATA5279N [Preliminary] 32 105°C unless otherwise noted. a ...
Page 33
... Dimensions in mm Not indicated tolerances ±0.05 1 Pin 1 identification 12 Drawing-No.: 6.543-5137.01-4 Issue: 1; 19.10.06 9125C–RKE–01/09 Package VQFN48 Top 48 7 0.2 0.9 ±0.1 Z 10:1 0.23 ±0.07 ATA5279N [Preliminary] Remarks Taped and reeled, MOQ 4000 Bottom 4.5 ±0. 0.5 nom. 5.5 technical drawings according to DIN specifications ...
Page 34
... Revision No. 9125C-RKE-01/09 9125B-RKE-12/08 ATA5279N [Preliminary] 34 History ATA5279 renamed in ATA5279N Table 3-1 “Sequence for Example 1, Using the Diagnosis Mode” on page 11 changed Table 3-2 “Sequence for Example 2, Using the Diagnosis Mode” on page 13 changed Section 4 “Application” on page 26 changed Section 6 “Functional Parameters” on pages changed ...
Page 35
... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2009 Atmel Corporation. All rights reserved. Atmel marks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia Atmel Europe Unit 1-5 & ...