ata5551 ATMEL Corporation, ata5551 Datasheet - Page 7

no-image

ata5551

Manufacturer Part Number
ata5551
Description
Standard Read/write Id Transponder With Anti-collision
Manufacturer
ATMEL Corporation
Datasheet
8. Writing Data into the Atmel ATA5551
Figure 8-1.
9. Write Data Decoding
10. Actual Behavior of the Device
9211A–RFID–10/10
RF field
Read mode
Write Protocol
The write sequence of the Atmel
occurs by interrupting the RF field with short gaps. After the start gap the standard write
OP code (10) is followed by the lock bit. The next 32 bits contain the actual data. The last three
bits denote the destination block address. If the correct number of bits have been received, the
actual data is programmed into the specified memory block.
The time elapsing between two detected gaps is used to encode the information. As soon as a
gap is detected, a counter starts counting the number of field clock cycles until the next gap is
detected. Depending on how many field clocks elapse, the data is regarded as “0” or “1”. The
required number of field clocks is shown in
counted clock periods is between 16 and 32, for a valid “1” it is 48 or 64 respectively. Any other
value being detected results in an error, and the device exits write mode and returns to read
mode.
Figure 9-1.
The Atmel ATA5551 detects a gap if the voltage across the coils decreases below the threshold
value of an internal MOS transistor. Until then, the clock pulses are counted. The number given
for a valid “0” or “1” (see
However, there are always more clock pulses being counted than were applied by the base
station. The reason for this is the fact that an RF field cannot be switched off immediately. The
coil voltage decreases exponentially. So although the RF field coming from the base station is
switched off, it takes some time until the voltage across the coils reaches the threshold value of
an internal MOS transistor and the device detects the gap.
Referring to the following diagram (see
the times t
(e.g., field strength, etc.).
Field clock cycles
Write data decoder
Standard OP-code
Start gap
1
0 internal
0
Write Data Decoding Scheme
Write mode
and t
0
Lock bit
1
1 internal
fail
Figure
. The exact times for t
®
9-1) refers to the actual clock pulses counted by the device.
16
ATA5551 is shown below. Writing data into the transponder
32bit
0
Figure 10-1 on page
Atmel ATA5551 Preliminary
Figure
32
fail
9-1. A valid “0” is assumed if the number of
0
Address bits (e.g. block 4)
and t
1
48
1
8), this means that the device uses
are dependent on the application
0
1
0
64
writing done
> 64 clocks
7

Related parts for ata5551