xr16m580im48 Exar Corporation, xr16m580im48 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16m580im48
Manufacturer Part Number
xr16m580im48
Description
1.62v To 3.63v High Performance Uart With 16-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16M580IM48.pdf
(56 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16m580im48-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m580im48-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
REV. 1.0.0
When software flow control is enabled
characters with the programmed Xon or Xoff-1,2 character value(s). If receive character(s) (RX) match the
programmed values, the M580 will halt transmission (TX) as soon as the current character has completed
transmission. When a match occurs, the Xoff (if enabled via IER bit-5) flag will be set and the interrupt output
pin will be activated. Following a suspension due to a match of the Xoff character, the M580 will monitor the
receive data stream for a match to the Xon-1,2 character. If a match is found, the M580 will resume operation
and clear the flags (ISR bit-4).
Reset initially sets the contents of the Xon/Xoff 8-bit flow control registers to a logic 0. Following reset the user
can write any Xon/Xoff value desired for software flow control. Different conditions can be set to detect Xon/
Xoff characters
are selected, the M580 compares two consecutive receive characters with two software flow control 8-bit
values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under the above described flow
control mechanisms, flow control characters are not placed (stacked) in the user accessible RX data buffer or
FIFO.
In the event that the receive buffer is overfilling and flow control needs to be executed, the M580 automatically
sends an Xoff message (when enabled) via the serial TX output to the remote modem. The M580 sends the
Xoff-1,2 characters two-character-times (= time taken to send two characters at the programmed baud rate)
after the receive FIFO crosses the selected trigger level. To clear this condition, the M580 will transmit the
programmed Xon-1,2 characters as soon as receive FIFO is less than one trigger level below the selected
trigger level.
* After the trigger level is reached, an xoff character is sent after a short span of time (= time required to send 2 characters);
for example, after 2.083ms has elapsed for 9600 baud and 10-bit word length setting.
A special character detect feature is provided to detect an 8-bit character when bit-5 is set in the Enhanced
Feature Register (EFR). When this character (Xoff2) is detected, it will be placed in the FIFO along with normal
incoming RX data.
The M580 compares each incoming receive character with Xoff-2 data. If a match exists, the received data will
be transferred to the RX FIFO and ISR bit-4 will be set to indicate detection of special character. Although the
Internal Register Table shows Xon, Xoff Registers with eight bits of character information, the actual number of
bits is dependent on the programmed word length. Line Control Register (LCR) bits 0-1 defines the number of
character bits, i.e., either 5 bits, 6 bits, 7 bits, or 8 bits. The word length selected by LCR bits 0-1 also
determines the number of bits that will be used for the special character comparison. Bit-0 in the Xon, Xoff
Registers corresponds with the LSB bit for the receive character.
Normal multidrop mode is enabled when MSR[6] = 1 (requires EFR[4] = 1) and EFR[5] = 0 (Special Character
Detect disabled). The receiver is set to Force Parity 0 (LCR[5:3] = ’111’) in order to detect address bytes.
With the receiver initially disabled, it ignores all the data bytes (parity bit = 0) until an address byte is received
(parity bit = 1). This address byte will cause the UART to set the parity error. The UART will generate an LSR
2.13
2.14
2.15
RX T
RIGGER
Auto Xon/Xoff (Software) Flow Control
Normal Multidrop Mode
Special Character Detect
14
1
4
8
Table 5
L
EVEL
(See Table
below explains this.
INT P
T
IN
15) and suspend/resume transmissions. When double 8-bit Xon/Xoff characters
ABLE
A
14
1
4
8
CTIVATION
5: A
(See Table
UTO
1.62V TO 3.63V HIGH PERFORMANCE UART WITH 16-BYTE FIFO
X
ON
X
/X
(
OFF
CHARACTERS IN RX FIFO
OFF
15), the M580 compares one or two sequential receive data
C
19
(S
HARACTER
OFTWARE
14*
1*
4*
8*
(
S
) S
) F
ENT
LOW
)
C
ONTROL
X
(
CHARACTERS IN RX FIFO
ON
C
HARACTER
0
1
4
8
XR16M580
(
S
) S
ENT
)