m24l416256sa Elite Semiconductor Memory Technology Inc., m24l416256sa Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
m24l416256sa
Manufacturer Part Number
m24l416256sa
Description
4-mbit 256k X 16 Pseudo Static Ram
Manufacturer
Elite Semiconductor Memory Technology Inc.
Datasheet
1.M24L416256SA.pdf
(14 pages)
ESMT
Avoid Timing
shorter than t
15μs shown as in Avoidable timing 1 or toggle CE to high (≧t
Abnormal Timing
Avoidable Timing 1
Avoidable Timing 2
Elite Semiconductor Memory Technology Inc.
ESMT Pseudo SRAM has a timing which is not supported at read operation, If your system has multiple invalid address signal
Address
Address
Address
WE
CE
WE
WE
CE
CE
RC
during over 15μs at read operation shown as in Abnormal Timing, it requires a normal read timing at leat during
< t
< t
RC
RC
RC
) one time at least shown as in Avoidable Timing 2.
≧
≧15μ s
t
RC
≧15μ s
≧15μ s
≧
t
RC
Publication Date: Jul. 2008
Revision: 1.4
M24L416256SA
9/14