ox16pci954 ETC-unknow, ox16pci954 Datasheet - Page 57
![no-image](/images/no-image-200.jpg)
ox16pci954
Manufacturer Part Number
ox16pci954
Description
Integrated Quad Uart Interface
Manufacturer
ETC-unknow
Datasheet
1.OX16PCI954.pdf
(72 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
OX16PCI954
Manufacturer:
OXFORD
Quantity:
12 388
Company:
Part Number:
ox16pci954-TQA1G
Manufacturer:
AVAGO
Quantity:
1 400
Company:
Part Number:
ox16pci954-TQA1G
Manufacturer:
OXFORD
Quantity:
1
Part Number:
ox16pci954-TQA1G
Manufacturer:
OXFORD
Quantity:
20 000
Company:
Part Number:
ox16pci954-TQC60-A1
Manufacturer:
AD
Quantity:
556
10.2.2 Zone1: Local Configuration Registers
The Zone1 region of EEPROM contains the program value
of the vendor-specific Local Configuration Registers using
one or more configuration WORDs. Registers are selected
using a 7-bit byte-offset field. This offset value is the offset
from Base Address Registers in I/O or memory space (see
section 6.4).
Note: Not all of the registers in the Local Configuration Register set are
Table 33 shows which Local Configuration registers are writable from the EEPROM. Note that an attempt by the EEPROM to
write to any other offset locations can result in unpredictable behaviour.
Data Sheet Revision 1.3
OXFORD SEMICONDUCTOR LTD.
writable by EEPROM. If bit2 of the header is set, Zone1
configuration WORDs follow the header declaration. The
format of configuration WORDs for the Local Configuration
Registers in Zone1 are described in Table 32.
Offset
0x0C
0x0D
0x0A
0x0B
0x0E
0x0E
0x0E
0x0F
0x0F
0x0F
0x0F
0x0F
0x1E
0x1E
0x1E
0x1F
0x00
0x00
0x00
0x00
0x00
0x04
0x05
0x06
0x08
0x09
Bits
Table 33: EEPROM-writable Local Configuration Registers
1:0
4:3
6:5
7:0
7:0
7:0
7:0
7:0
7:0
7:0
7:0
7:0
3:0
6:4
2:0
4:3
3:0
7:5
7:0
2
7
7
5
6
7
4
Description
Must be ‘00’.
Enable UART clock-out.
Endian byte-lane select.
Power-down filter.
MIO2_PME enable.
Multi-purpose IO configuration.
Multi-purpose IO configuration.
Multi-purpose IO configuration.
Local Bus timing parameters
Local Bus timing parameters
Local Bus timing parameters
Local Bus timing parameters
Local Bus timing parameters
Local Bus timing parameters
Must be ‘0000’.
IO Space Block size.
Lower-Address-CS-Decode.
Lower-Address-CS-Decode.
Memory space block size in 32-bit Local Bus.
Must be ‘0’.
Local Bus clock enable.
Bus interface type.
UART Interrupt Mask
MIO0/Parallel Port interrupt mask
Multi-purpose IO interrupt mask.
Multi-purpose IO interrupt mask.
14:8
Bits
7:0
15
Description
‘0’ = There are no more Configuration WORDs
to follow in Zone1. Move to the next available
zone or end EEPROM program if no more zones
are enabled in the Header.
‘1’ = There is another Configuration WORD to
follow for the Local Configuration Registers.
These seven bits define the byte-offset of the
Local configuration register to be programmed.
For example the byte-offset for LT2[23:16] is
0x0E.
8-bit value of the register to be programmed
Table 32: Zone 1 data format
Reference
LCC[2]
LCC[4:3]
LCC[6:5]
LCC[7]
MIC[7:0]
MIC[15:8]
MIC[23:16]
LT1[7:0]
LT1[15:8]
LT1[23:16]
LT1[31:24]
LT2[7:0]
LT2[15:8]
LT2[22:20]
LT2[23]
LT2[26:24]
LT2[28:27]
LT2[30]
LT2[31]
GIS[19:16]
GIS[20]
GIS[23:21]
GIS[31:24]
OX16PCI954
Page 57