as7c332mpfs18a Alliance Memory, Inc, as7c332mpfs18a Datasheet
as7c332mpfs18a
Related parts for as7c332mpfs18a
as7c332mpfs18a Summary of contents
Page 1
... Q DQa Byte Write registers CLK D Q Enable register CE CLK D Q Enable Power delay down register CLK -200 5 200 3.1 450 170 90 Alliance Semiconductor AS7C332MPFS18A DDQ Memory 21 array Input Output registers registers CLK CLK 18 DQ[a,b] -166 -133 6 7.5 166 133 3.5 3.8 400 350 ...
Page 2
... Mode PL-SCD PL-SCD PL-SCD PL-DCD PL-DCD PL-DCD NTD-PL NTD-PL NTD-PL NTD-FT NTD-FT NTD- Alliance Semiconductor AS7C332MPFS18A Speed 200/166/133 MHz 200/166/133 MHz 200/166/133 MHz 200/166/133 MHz 200/166/133 MHz 200/166/133 MHz 7.5/8.5/10 ns 7.5/8.5/10 ns 7.5/8.5/10 ns 200/166/133 MHz 200/166/133 MHz 200/166/133 MHz 7.5/8.5/10 ns 7.5/8.5/10 ns 7.5/8.5/ ...
Page 3
... V 20 DDQ V 21 SSQ DQb6 22 DQb7 23 24 DQPb SSQ V 27 DDQ 12/23/04, v.1.5 ® TQFP 14 x 20mm Alliance Semiconductor AS7C332MPFS18A DDQ 76 V SSQ 75 NC DQPa 74 73 DQa7 72 DQa6 71 V SSQ 70 V DDQ 69 DQa5 68 DQa4 ...
Page 4
... WE signals are sampled on the clock edge that samples ADSC low (and ADSP high). Master chip enable CE0 blocks ADSP, but not ADSC. The AS7C332MPFS18A family operates from a core 3.3V power supply. I/Os use a separate power supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin TQFP package. ...
Page 5
... DESELECT or READ cycle should be given while the SRAM is transitioning out of SNOOZE MODE. PUS 12/23/04, v.1.5 ® or left floating, device follows interleaved Burst order. When DD is guaranteed after the time t is met. After entering SNOOZE MODE, all inputs except ZZ is SB2 ZZI Alliance Semiconductor AS7C332MPFS18A Description . The duration of SB2 ...
Page 6
... X High Starting Address First Increment Second Increment Third Increment Alliance Semiconductor AS7C332MPFS18A Linear burst address(LBO = ...
Page 7
... External Alliance Semiconductor AS7C332MPFS18A CLK Operation Deselect Deselect Deselect Deselect Deselect Begin read Begin read Begin read ...
Page 8
... I – OUT T –65 stg T –65 bias Symbol Min V 3.135 DD V 3.135 DDQ Vss 0 Symbol Min V 3.135 DD V 2.375 DDQ Vss 0 Alliance Semiconductor AS7C332MPFS18A Max Unit +4 0 0.5 V DDQ 1 +150 C o +135 C Nominal Max Unit 3.3 3.465 V 3.3 3.465 V ...
Page 9
... All V – 0.2V, Deselected < Max Deselected < 0.2V, I SB1 ≤ 0.2V or ≥ V all ≥ V Deselected Max I SB2 ≤ ≥ V all Alliance Semiconductor AS7C332MPFS18A Min Max -2 2 < OUT DDQ * +0.3 DDQ ** -0.3 0.8 ** -0.5 0.8 2.4 – ...
Page 10
... ADSCS t 0.4 – 0.5 ADVH t 0.4 – 0.5 ADSPH t 0.4 – 0.5 ADSCH Conditions Symbol ZZ > SB2 t PDS t PUS t ZZI t RZZI Alliance Semiconductor AS7C332MPFS18A -133 Max Min Max Unit Notes 166 – 133 MHz – 7.5 – ns 3.5 – 3.8 ns 3.5 – 3.8 ns – 0 – ns 2,3,4 – 1.5 – – 0 – ...
Page 11
... ADV inserts wait states HZOE t OH Q(A2) Q(A2Ý01) Q(A2Ý10) Read Burst Burst Suspend Burst Q(A2) Read Read Read Read Q(A 2Ý01 ) Q(A 2Ý10 ) Q(A 2Ý10 ) Q(A 2Ý11 ) Alliance Semiconductor AS7C332MPFS18A Undefined A3 t HZC Q(A2Ý11) Q(A3) Q(A3Ý01) Q(A3Ý10) Read Burst Burst Burst Q(A3) Read Read Read DSEL Q(A 3Ý01 ) Q(A 3Ý10 ) Q(A 3Ý ...
Page 12
... CL ADSC LOADS NEW ADDRESS A2 ADV SUSPENDS BURST D(A2) D(A2Ý01) D(A2Ý01) D(A2Ý10) ADV Suspend Read Suspend Burst Write Q(A2) Write Write D D(A 2Ý01 ) D(A 2Ý01 ) D(A 2Ý10 ) Alliance Semiconductor AS7C332MPFS18A t t ADSCS ADSCH ADVH ADVS D(A2Ý11) D(A3) D(A3Ý01) D(A3Ý10) ADV ADV ...
Page 13
... ADVH ADVS D(A2 HZOE LZOE t LZC Q(A1) Suspend Read Suspend Read Read Q(A2) Write Q(A3) Q(A1) D Alliance Semiconductor AS7C332MPFS18A Q(A3) Q(A3Ý01) Q(A3Ý10) Q(A3Ý11) ADV ADV ADV Burst Burst Burst Read Read Read Q(A 3Ý01 ) Q(A 3Ý10 ) Q(A 3Ý ...
Page 14
... GWE t t CSS CSH CE0,CE2 CE1 ADV LZOE Q(A1) Dout Din READ READ Q(A1) Q(A2) 12/23/04, v.1.5 ® t CYC HZOE Q(A2) Q(A3) Q(A4 D(A5) D(A6) READ READ WRITE Q(A3) Q(A4) D(A5) Alliance Semiconductor AS7C332MPFS18A LZOE Q(A8 D(A7) READ WRITE WRITE READ Q(A9) D(A7) D(A6) Q(A8 Q(A9 ...
Page 15
... Dout Q(A1 supply S READ USPEND READ Q(A1) Q(A1) 12/23/04, v.1.5 ® HZC t PUS t PDS ZZ Recovery Cycle ZZ Setup Cycle t ZZI t RZZI I SB2 Sleep State Alliance Semiconductor AS7C332MPFS18A t CYC D(A2) t HZOE D(A2(Ý01)) Normal Operation Mode READ S C USPEND ON Q(A2) WRITE TINUE WRITE D(A2) D(A2 Ý01 ...
Page 16
... V /2 DDQ for 2.5V I/O Figure B: Output load (A) at any given temperature and voltage. LZC is measured as low if below VIL. CL Alliance Semiconductor AS7C332MPFS18A Thevenin equivalent: +3.3V for 3.3V I/O; /+2.5V for 2.5V I/O 319Ω/1667Ω D OUT 5 pF* 353Ω/1538Ω GND *including scope and jig capacitance ...
Page 17
... Package dimensions 100-pin quad flat pack (TQFP) TQFP Min Max A1 0.05 0.15 A2 1.35 1.45 b 0.22 0.38 c 0.09 0.20 D 13.90 14.10 E 19.90 20.10 e 0.65 nominal Hd 15.85 16.15 He 21.80 22.20 L 0.45 0.75 L1 1.00 nominal α 0° 7° Dimensions in millimeters 12/23/04, v.1.5 ® Alliance Semiconductor AS7C332MPFS18A α ...
Page 18
... Ordering information Package & Width 200 MHz AS7C332MPFS18A-200TQC TQFP x 18 AS7C332MPFS18A-200TQI Note: Add suffix ‘N’ to the above part numbers for lead free parts (Ex AS7C332MPFS18A-200TQC Part numbering guide AS7C Alliance Semiconductor SRAM prefix 2. Operating voltage 3.3V 3. Organization 2Meg 4 ...
Page 19
... Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use. AS7C332MPFS18A ® Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C332MPFS18A Document Version: v.1.5 ...