adf7023-j Analog Devices, Inc., adf7023-j Datasheet - Page 29
![no-image](/images/no-image-200.jpg)
adf7023-j
Manufacturer Part Number
adf7023-j
Description
High Performance, Low Power, Ism Band Fsk/gfsk/msk/gmsk Transceiver Ic
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADF7023-J.pdf
(100 pages)
- Current page: 29 of 100
- Download datasheet (2Mb)
INITIALIZATION
Initialization After Application of Power
When power is applied to the ADF7023-J (through the
VDDBAT1/VDDBAT2 pins), it registers a power-on reset
(POR) event and transitions to the PHY_OFF state. The
BBRAM memory is unknown, the packet RAM memory is
cleared to 0x00, and the MCR memory is reset to its default
values. The host processor should use the following procedure
to complete the initialization sequence:
1.
2.
3.
4.
5.
The ADF7023-J is now configured in the PHY_OFF state.
Initialization After Issuing the CMD_HW_RESET
Command
The CMD_HW_RESET command performs a full power-down
of all hardware, and the device enters the PHY_SLEEP state. To
complete the hardware reset, the host processor should
complete the following procedure:
1.
2.
3.
4.
5.
6.
The ADF7023-J is now configured in the PHY_OFF state.
Bring the CS pin of the SPI low and wait until the MISO
output goes high.
Issue the CMD_SYNC command.
Wait for the CMD_READY bit in the status word to go high.
Configure the part by writing to all 64 of the BBRAM
registers.
Issue the CMD_CONFIG_DEV command so that the
radio settings are updated using the BBRAM values.
Wait for 1 ms.
Bring the CS pin of the SPI low and wait until the MISO
output goes high. The ADF7023-J registers a POR and
enters the PHY_OFF state.
Issue the CMD_SYNC command.
Wait for the CMD_READY bit in the status word to go high.
Configure the part by writing to all 64 of the BBRAM registers.
Issue the CMD_CONFIG_DEV command so that the
radio settings are updated using the BBRAM values.
Rev. 0 | Page 29 of 100
Initialization on Transitioning from PHY_SLEEP (After CS
Is Brought Low)
The host processor can bring CS low at any time to wake the
ADF7023-J from the PHY_SLEEP state. This event is not
registered as a POR event because the BBRAM contents are
valid. The following is the procedure that the host processor is
required to follow:
1.
2.
3.
4.
The ADF7023-J is now configured and ready to transition to
the PHY_ON state.
Initialization After a WUC Timeout
The ADF7023-J can autonomously wake from the PHY_SLEEP
state using the wake-up controller. If the ADF7023-J wakes after
a WUC timeout in smart wake mode (SWM), it follows the SWM
routine based on the smart wake mode configuration in BBRAM
(see the Low Power Modes section). If the ADF7023-J wakes
after a WUC timeout with SWM disabled and the firmware
timer disabled, it wakes in the PHY_OFF state, and the following
is the procedure that the host processor is required to follow:
1.
2.
3.
The ADF7023-J is now configured in the PHY_OFF state.
Bring the CS line of the SPI low and wait until the MISO
output goes high. The ADF7023-J enters the PHY_OFF state.
Issue the CMD_SYNC command.
Wait for the CMD_READY bit in the status word to go high.
Issue the CMD_CONFIG_DEV command so that the
radio settings are updated using the BBRAM values.
Issue the CMD_SYNC command.
Wait for the CMD_READY bit in the status word to go high.
Issue the CMD_CONFIG_DEV command so that the
radio settings are updated using the BBRAM values.
ADF7023-J
Related parts for adf7023-j
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ad535kd](/images/no-image3.png)
Part Number:
Description:
Analog Divider
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad6437](/images/no-image3.png)
Part Number:
Description:
Analog Front End For Adsl
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad7868bq](/images/no-image3.png)
Part Number:
Description:
Lc2mos Complete, 12-bit Analog I/o System
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad7502sq](/images/no-image3.png)
Part Number:
Description:
Cmos 4/8 Channel Analog Multiplexers
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad73311](/images/no-image3.png)
Part Number:
Description:
Low Cost, Low Power Cmos General Purpose Analog Front End
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1582crt-reel7](/images/no-image3.png)
Part Number:
Description:
2.5 V To 5.0 V Micropower, Precision Series Mode Voltage References
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1859jrz](/images/no-image3.png)
Part Number:
Description:
Stereo, Single-supply 18-bit Integrated Dac
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1833ast](/images/no-image3.png)
Part Number:
Description:
Multichannel 24-bit, 192 Khz, Dac
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1881a](/images/no-image3.png)
Part Number:
Description:
Ac?97 Soundmax Codec
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1865r-j](/images/no-image3.png)
Part Number:
Description:
Complete Dual 18-bit 16 X Fs Audio Dac
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1890jpz](/images/no-image3.png)
Part Number:
Description:
Sampleport Stereo Asynchronous Sample Rate Converters
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1803jru](/images/no-image3.png)
Part Number:
Description:
U.s./international Modem Daa Line Codec Chipset
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad9630an](/images/no-image3.png)
Part Number:
Description:
Low Distortion 750 Mhz Closed-loop Buffer Amp
Manufacturer:
Analog Devices, Inc.
Datasheet:
![ad1315kz](/images/no-image3.png)
Part Number:
Description:
High Speed Active Load With Inhibit Mode
Manufacturer:
Analog Devices, Inc.
Datasheet:
![adv7128kr30-reel](/images/no-image3.png)
Part Number:
Description:
Cmos 80 Mhz, 10-bit Video Dac
Manufacturer:
Analog Devices, Inc.
Datasheet: