le5712 Zarlink Semiconductor, le5712 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
le5712
Manufacturer Part Number
le5712
Description
Dual Subscriber Line Interface Circuit
Manufacturer
Zarlink Semiconductor
Datasheet
1.LE5712.pdf
(24 pages)
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Noise with metering is measured by applying a 3.0 Vrms metering signal (measured at the two-wire output) and measuring the psophometric
11. This is test at 1 kHz in production
12. In the test set up, Z
13. Tested with 0 Ω source impedance. 2 MΩ is specified for system design only.
Total current measured with both channels in the same state, unless otherwise specified.
Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
Typical current limit range is designed to be between 22 mA and 33 mA.
This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
Minimum current level guaranteed not to cause a false loop detect. The fault detector may activate with longitudinal currents above 2.8 mA
rms, and may pulse at twice the frequency of the interfering signal.
Group delay can be greatly reduced by using a Z
kΩ. The network reduces the group delay to less than 2 µs and increases 2WRL. The effect of group delay on line card performance also
may be compensated by synthesizing complex impedance with the QLSLAC™ or Octal SLAC™ devices.
Overload level is defined as THD = 1%,
Overload level is defined as THD = 1.5%.
Total Harmonic distortion with metering is specified with a metering signal of 3.0 Vrms at the two-wire output, and a transmit signal of +3
dBm or receive signal of –4 dBm. The transmit or receive signals are single frequency inputs, and the distortion is measured as the highest
in band harmonic at the two-wire or the four-wire output relative to the input signal.
noise at the two-wire outputs over a 200 ms time interval
with 0.5 Vrms source. The typical gain is 15.6 dB.
T
= 100 kΩ, R
M
= 16.5 kΩ, and R
T
network such as that shown in
F
Zarlink Semiconductor Inc.
= 0 Ω. The output voltage at tip/ring is expected to be 3 Vrms, into a load of 300 Ω,
12
Figure 5, on page 16
where C
T
= 120 pF, R
TA
= R
TB
= 50