le5712 Zarlink Semiconductor, le5712 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
le5712
Manufacturer Part Number
le5712
Description
Dual Subscriber Line Interface Circuit
Manufacturer
Zarlink Semiconductor
Datasheet
1.LE5712.pdf
(24 pages)
PIN DESCRIPTIONS
Note:
1.
Consult Legerity representatives for proper handling when not in use.
AGND/DGND
C1
C1
Pin Name
BGND
BGND
VBREF
1
2
CDC
CDC
TMG
TMG
EPAD
DET
DET
RSN
RSN
VBAT
/C2
VTX
VTX
/C2
FLT
FLT
IREF
CAS
DAC
VCC
AD
AD
BD
BD
DB
DB
HP
HP
NC
RD
1
1
2
1
2
2
1
2
1
2
1
2
1
2
/C3
1
2
1
2
/C3
1
2
1
2
1
2
1
2
Capacitor
Capacitor
Capacitor
Capacitor
Capacitor
Resistor
Resistor
Ground
Ground
Ground
Battery
Battery
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Power
Type
Input
Input
Input
Input
Input
Input
Input
Input
—
Output of AD power amplifier of channel 1.
Output of AD power amplifier of channel 2.
Analog and digital ground.
Output of BD power amplifier of channel 1.
Output of BD power amplifier of channel 2.
Battery (power) ground of channel 1
Battery (power) ground of channel 2.
State decoder inputs of channel 1.
State decoder inputs of channel 2.
Pin for capacitor to filter reference voltage when operating in anti-saturation region.
DC feed filter capacitor of channel 1.
DC feed filter capacitor of channel 2.
Channel 1 fault detector output
Channel 2 fault detector output
Ring-trip negative of both channels. Negative input to ring-trip comparator.
Ring-trip positive of channel 1. Positive input to ring-trip comparator.
Ring-trip positive of channel 2. Positive input to ring-trip comparator.
Off Hook / Ring-trip detector output of channel1. Logic low indicates that a detector is tripped.
Off Hook / Ring-trip detector output of channel 2. Logic low indicates that a detector is tripped.
Connect a High-Pass filter capacitor in series with a resistor from HP
Connect a High-Pass filter capacitor in series with a resistor from HP
Connection for reference resistor that programs Off Hook Detector threshold and DC feed
current limit of both channels.
No Connect. This pin is not internally connected.
Connection for resistor that programs off hook detector threshold of both channels.
Receive Summing Node of channel 1. In the Active and Reverse Polarity states, the current
(both AC and DC) between AD
networks that program receive gain, metering gain and two-wire impedance of Channel 1
connect to this node.
Receive Summing Node of channel 2. In the Active and Reverse Polarity states, the current
(both AC and DC) between AD
networks that program receive gain, metering gain and two-wire impedance of Channel 2
connect to this node.
Thermal management of channel 1. External resistor connects from TMG
power from the SLIC device.
Thermal management of channel 2. External resistor connects from TMG
power from the SLIC device.
Battery supply and connection to substrate. Connect to highest negative supply with a diode
on a per line base.
This is a Legerity reserved pin and must always be connected to the VBAT pin.
+5 V power supply.
Transmit audio signal of channel 1. This output is a scaled version of the A and B metallic
voltage. VTX
Transmit audio signal of channel 2. This output is a scaled version of the A and B metallic
voltage. VTX
The exposed heat sink pad on the bottom of the eTQFP package should be connected to
VBAT pin - the SLIC side of the diode from battery supply. This thermal pad should also be
soldered down to printed circuit board to achieve the desired package thermal performance.
Zarlink Semiconductor Inc.
1
2
also sources the two-wire input impedance programming network.
also sources the two-wire input impedance programming network.
7
1
1
1
2
.
.
and BD
and BD
Description
1
2
is equal to 500 times the current into this pin. The
is equal to 500 times the current into this pin. The
1
2
to BD
to BD
1
2
to VBAT to off-load
to VBAT to off-load
1
2
.
.