le5712 Zarlink Semiconductor, le5712 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
le5712
Manufacturer Part Number
le5712
Description
Dual Subscriber Line Interface Circuit
Manufacturer
Zarlink Semiconductor
Datasheet
1.LE5712.pdf
(24 pages)
GEN
HF
L-4 Long. Bal. = 20 log(V
V
Return loss = –20 log (2V
S
Z
eg., the characteristic impedance of the line
L-T Long. Bal. = 20 log(V
D
50 Ω
: The desired impedance;
V
L
S2 Open, S1 Closed
80% amplitude modulated
Modulation frequency = 1 kHz
ωC
1
R
R
S1
<<
V
L
R
C
L
TX
Z
Figure 5. Two-Wire Return Loss Test Circuit
L
D
M
1
L
/ V
AB
= 600 Ω
2
/ V
R
R
2
/ V
L
2
V
L
x K
S
L
)
M
L
Figure 4. Longitudinal Balance
)
TX
)
Figure 6. RFI Test Circuit
Z
V
IN
Zarlink Semiconductor Inc.
AB
= 600 Ω
4-L Long. Sig. Gen. = 20 log(V
AD
BD
200 Ω
200 Ω
1
1
, AD
, BD
16
AD
BD
DSLIC
2
2
1
1
S2 Closed, S1Open
, AD
, BD
DSLIC
AGND
2
2
RSN
RSN
C
C
VTX
VTX
1
2
AGND
1
2
1
2
RSN
RSN
VTX
VTX
V
50 Ω
50 Ω
RF
RF
TX
1
2
1
2
1
2
L
/ V
RX
)
R
R
C
TA
C
R
S2
TB
AD
BD
T
R
R
R
R
2
2
T
T
RX
RX
AD
BD
under test
1
1
DSLIC
, AD
, BD
C
T
V
2
2
RX
VTX
VTX
1
2