ic42s16100 ETC-unknow, ic42s16100 Datasheet - Page 7

no-image

ic42s16100

Manufacturer Part Number
ic42s16100
Description
512k X 16 Bit X 2 Banks 16-mbit Sdram
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ic42s16100-6T
Manufacturer:
ICSI
Quantity:
6 000
Part Number:
ic42s16100-6T
Manufacturer:
ICSI
Quantity:
6 000
Part Number:
ic42s16100-6T
Manufacturer:
ICSI
Quantity:
5 530
Part Number:
ic42s16100-6TG
Manufacturer:
ICSI
Quantity:
6 000
Part Number:
ic42s16100-6TG
Manufacturer:
ISSI
Quantity:
2 291
Part Number:
ic42s16100-7T
Manufacturer:
ICSI
Quantity:
20 000
Part Number:
ic42s16100-7TG
Manufacturer:
ICSI
Quantity:
1 000
Part Number:
ic42s16100-7TG
Manufacturer:
ICSI
Quantity:
20 000
IC42S16100
AC CHARACTERISTICS
Integrated Circuit Solution Inc.
DR024-0D 06/25/2004
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CK
CK
AC
AC
CHI
CL
OH
LZ
DS
DH
AS
AH
CKS
CKH
CKA
CS
CH
RC
RAS
RP
RCD
RRD
DPL
DAL
REF
HZ
HZ
T
Notes:
1. When power is first applied, memory operation should be started 100 µs after Vcc and VccQ reach their stipulated
2. Measured with t
3. The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between V
4. Access time is measured at 1.4V with the load shown in the figure below.
5. The time t
3
2
3
2
3
2
voltages. Also note that the power-on sequence must be executed before starting memory operation.
V
(max.) when the output is in the high impedance state.
IL
(max.).
Parameter
Clock Cycle Time
Access Time From CLK
CLK HIGH Level Width
CLK LOW Level Width
Output Data Hold Time
Output LOW Impedance Time
Output HIGH Impedance Time
Input Data Setup Time
Input Data Hold Time
Address Setup Time
Address Hold Time
CKE Setup Time
CKE Hold Time
CKE to CLK Recovery Delay Time
Command Setup Time (CS, RAS, CAS, WE, DQM)
Command Hold Time (CS, RAS, CAS, WE, DQM)
Command Period (REF to REF / ACT to ACT)
Command Period (ACT to PRE)
Command Period (PRE to ACT)
Active Command To Read / Write Command Delay Time
Command Period (ACT [0] to ACT[1])
Input Data To Precharge
Command Delay time
Input Data To Active / Refresh
Command Delay time (During Auto-Precharge)
Transition Time
Refresh Cycle Time (4096)
HZ
(max.) is defined as the time required for the output voltage to transition by ± 200 mV from V
T
= 1 ns.
(4)
(1,2,3)
(5)
CAS Latency = 3
CAS Latency = 2
CAS Latency = 3
CAS Latency = 2
CAS Latency = 3
CAS Latency = 2
2CLK+t
1CLK+3 —
2CLK
Min.
50
30 100,000
15
15
10
5
7
2
2
2
0
2
1
2
1
2
1
2
1
1
RP
-5
Max.
4.5
4.5
10
64
5
5
2CLK+t
1CLK+3 —
2CLK
Min.
60
36 100,000
18
18
12
6
8
2
2
2
0
2
1
2
1
2
1
2
1
1
RP
-6
Max.
5.5
5.5
10
64
6
6
2CLK+t
1CLK+3 —
2CLK
Min.
8.6
2.5
2.5
OH
70
42 100,000 ns
21
21
14
7
2
0
2
1
2
1
2
1
2
1
1
(min.) or V
RP
-7
IH
Max
(min.) and
10
64
6
6
6
6
Units
OL
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7

Related parts for ic42s16100