ic42s16400a ETC-unknow, ic42s16400a Datasheet - Page 15

• Manufacturer Part Number: ic42s16400a
• Description: 1m X 16bit X 4 Banks 64-mbit Sdram
• Manufacturer: ETC-unknow

IC42S16400A
Initiallization
Before starting normal operation, the following power on
sequence is necessary to prevent SDRAM from damged
or malfunctioning.
1. Apply power and start clock. Attempt to maintain CKE
2. Maintain stable power, table clock , and NOP input
3. Issue precharge commands for all bank. (PRE or
4. After all banks become idle state (after t
5. Issue a mode register set command to initialize the
After these sequence, the SDRAM is in idle state and
ready for normal operation.
Programming the Mode Register
The mode register is programmed by the mode register
set command using address bits A13 through A0 as data
inputs. The register retains data until it is reprogrammed
or the device loses power.
The mode register has four fields;
Options : A13 through A7
CAS latency : A6 through A4
Wrap type : A3
Burst length : A2 through A0
Following mode register programming, no command can
be asserted befor at least two clock cycles have elapsed.
Integrated Circuit Solution Inc.
DR039-0A 02/19/2004
high , DQN high and NOP condition at the inputs.
conditions for a minimum of 200us.
PREA)
more auto-refresh commands.
mode regiser.
RP
), issue 8 or
CAS
CAS
CAS
CAS
CAS Latency
CAS latency is the most critical parameter being set. It
tells the device how many clocks must elapse before the
data will be available.
The value is determined by the frequency of the clock and
the speed grade of the device. The value can be pro-
grammed as 2 or 3.
Burst Length
Burst Length is the number of words that will be output or
input in read or write cycle. After a read burst is completed,
the output bus will become high impedance.
The burst length is programmable as 1, 2, 4, 8 or full page.
Wrap Type (Burst Sequence)
The wrap type specifies the order in which the burst data
will be addressed. The order is programmable as either
“Sequential” or “Interleave”. The method chosen will
depend on the type of CPU in the system.
15