ic42s32200 ETC-unknow, ic42s32200 Datasheet - Page 8

• Manufacturer Part Number: ic42s32200
• Description: 512k X 32 Bit X 4 Banks 64-mbit Sdram
• Manufacturer: ETC-unknow

IC42S32200
IC42S32200L
8
3
4
PrechargeAll command
(RAS#=”L”,CAS#=”H”,WE#=”L”,BS =Don t care,A10 =”H”,A0-A9 =Don ’t care)
The PrechargeAll command precharges all the four banks simultaneously and can be issued even if all banks are
not in the active state.All banks are then switched to the idle state.
Read command
(RAS#=”H”,CAS#=”L”,WE#=”H”,BS =Bank,A10 =”L”,A0-A7 =Column Address)
The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active
bank.The bank must be active for at least tRCD(min.)before the Read command is
bursts,the valid data-out element from the starting column address will be available following the CAS#latency
after the issue of the Read command.Each subsequent data- out element will be valid by the next positive clock
edge (refer to the following figure).The DQs go into high-impedance at the end of the burst unless other com-
mand is initiated.The burst length,burst sequence,and CAS#latency are determined by the mode register which
is already programmed.A full-page burst will continue until terminated (at the end of the page it will wrap to
column 0 and continue).
Integrated Circuit Solution Inc.
issued.During read
DR036-0D 02/04/2005