mt9jsf12872az Micron Semiconductor Products, mt9jsf12872az Datasheet - Page 20

• Manufacturer Part Number: mt9jsf12872az
• Description: 1gb, 2gb, 4gb X72, Ecc, Sr 240-pin Ddr3 Sdram Udimm
• Manufacturer: Micron Semiconductor Products

Table 23: Configuration Register Bit Descriptions (Continued)
PDF: 09005aef8360c8e6
jsf9c128_256_512x72az.pdf - Rev. C 9/09 EN
10:9
Bit
6
7
8
Description
Alarm window lock bit
0: Alarm trips are not locked and can be changed
1: Alarm trips are locked and cannot be changed
Critical trip lock bit
0: Critical trip is not locked and can be changed
1: Critical trip is locked and cannot be changed
Shutdown mode
0: Enabled
1: Shutdown
Hysteresis enable
00: Disable
01: Enable at 1.5°C
10: Enable at 3°C
11: Enable at 6°C
1GB, 2GB, 4GB (x72, ECC, SR) 240-Pin DDR3 SDRAM UDIMM
Temperature Sensor with Serial Presence-Detect EEPROM
20
Notes
The shutdown mode is a power-saving mode that dis-
ables the temperature sensor.
When enabled, a hysteresis is applied to temperature
movement around the trip points (see Figure 4
(page 21)). As an example, if the hysteresis register
is enabled to a delta of 6°C, the preset trip points will
toggle when the temperature reaches the program-
med value. These values will reset when the tempera-
ture drops below the trip points minus the set
hysteresis level. In this case, this would be critical tem-
perature minus 6°C.
The hysteresis is applied to both the above alarm win-
dow and the below alarm window bits found in the
read-only temperature register (see Table 24
(page 21)). EVENT# is also affected by this register.
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©2008 Micron Technology, Inc. All rights reserved.