hcts112ms Intersil Corporation, hcts112ms Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hcts112ms
Manufacturer Part Number
hcts112ms
Description
Radiation Hardened Dual Jk Flip-flop
Manufacturer
Intersil Corporation
Datasheet
1.HCTS112MS.pdf
(10 pages)
AC Timing Diagrams
Pulse Width, Setup, Hold Timing Diagram
Positive Edge Trigger
AC Load Circuit
VOH
VOL
VOH
VIH
VOL
VIL
INPUT
VIH
VIL
INPUT CP
VIH
VIL
TSU = SETUP TIME
TW = PULSE WIDTH
TH = HOLD TIME
TSU
VS
VS
DUT
CL = 50pF
RL = 500
CL
TTLH
VS
TPLH
20%
VS
INPUT
TW
TW
80%
TH
OUTPUT
OUTPUT
RL
TPHL
TEST
POINT
80%
20%
HCTS112MS
TTHL
497
VCC
VIH
VS
VIL
GND
VCC
VIH
VS
VIL
GND
PARAMETER
PARAMETER
AC VOLTAGE LEVELS
VOLTAGE LEVELS
HCTS
HCTS
4.50
3.00
1.30
4.50
3.00
1.30
0
0
0
0
Spec Number
UNITS
UNITS
V
V
V
V
V
V
V
V
V
V
518603