cx82100 Conexant Systems, Inc., cx82100 Datasheet - Page 144

no-image

cx82100

Manufacturer Part Number
cx82100
Description
Home Network Processor Hnp
Manufacturer
Conexant Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx82100-11
Quantity:
216
Part Number:
cx82100-11
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
179
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
16
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
50
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
28
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-51
Manufacturer:
CONEXANT
Quantity:
12
8.4
8.4.1
8-10
USB DMA Interface
DMA Receive Channel
Conexant Proprietary and Confidential Information
DMAC interfaces with the USB device through addressed writes/reads that conform to
the common DMA protocol.
The DMA channel supporting receive OUT endpoints is illustrated in Figure 8-6. The
endpoint data is described in Table 8-3.
Figure 8-6. DMA Channel Supporting USB Receive OUT Endpoints
Table 8-3. DMA Channel Supporting USB Receive OUT Endpoints
Whenever the host sends a control/data packet that is forwarded by the HNP, the data is
then organized in 8-byte qword segments by the UDC Core and written to a circular
DMA RX buffer (the pointer and buffer length has been initialized for DMA Channel 12
operation by the firmware). Each forwarded packet consists of an 8-byte Status Header
followed by packet control/data payload arranged in little endian byte order. The exact
number of bytes of the received data/control packet is specified in the COUNT parameter
of the Status Header. In case of a transaction having a non-integer of qword boundary,
the last qword in the USB RX buffer segment holding that packet’s data is zero-padded in
higher order locations. Firmware also keeps track of the next packet pointer location in
the circular DMA RX buffer. The Status Header is defined in Table 8-4.
Endpoint 0
Endpoint 1
Endpoint 2
Endpoint 3
Endpoint
CX82100 Home Network Processor Data Sheet
No.
ARM Host
OUT
OUT
OUT
OUT
Direction
DMA Ch 12
EP0_OUT
EP1_OUT
EP2_OUT
EP3_OUT
Name
DM AC
Channel
DMA
DMA Ch 12
12
12
12
12
USB specification Chapter 9 compliance
and other USB stack aware commands.
Maximum packet size is 64 bytes.
Bulk OUT data. Maximum packet size is
64 bytes.
Bulk OUT data. Maximum packet size is
64 bytes.
Bulk OUT data. Maximum packet size is
64 bytes.
USB Device
Description
Endpoints
EP0_O UT
EP1_O UT
EP2_O UT
EP3_O UT
101545_059
101306C

Related parts for cx82100