m65761fp Renesas Electronics Corporation., m65761fp Datasheet - Page 9

no-image

m65761fp

Manufacturer Part Number
m65761fp
Description
Assp>ics For Audio Accessory>karaoke Processors Qm-coder
Manufacturer
Renesas Electronics Corporation.
Datasheet
M65761FP
Register Configuration
List of Registers
0
1
2
2
3
4, 5
6, 7
8, 9
A, B
A, B
C
C
D
Note:
REJ03F0234-0200 Rev.2.00 Sep 14, 2007
Page 9 of 33
Address
When the 8-bit bus is used for the data read/write buffer, use address A only.
Incase of the 16-bit buffer, only the word access is possible.
(The byte access is not possible.)
System setting
Parameter setting
Command
Status
Interrupt enable setting
Pixel count setting
Line count setting
Processed line count
Data write buffer
Data read buffer
Marker code setting
Marker code read
Scaling
Register Name
R/W
R/W
W
R
R/W
R/W
R/W
R
W
R
W
R
R/W
R/W
LSI H/W reset
Coding/decoding/image data through mode selection
Context selection (internal context/external context)
Byte swap ON/OFF of coded/image data on host bus
Bit swap ON/OFF of coded/image data on host bus
Image data I/O I/F (parallel I/F, serial I/F)
Image data bus bit width selection (32 bits/16 bits)
Template selection (2-line/3-line template)
Setting of AT pixel position (up to 127) (If 0 is set, AT becomes
non-existent (default position))
Latch input/through input selection in external context input mode
Context table RAM initialization command
Coding (decoding, through) start/end command
Start/stop command for R/W of context table RAM
Selection of temporary stop and terminating end
Processing status (in process/end of processing)
Coded data read/write ready (ready/busy)
Marker code detection (SDNORM, SDRST, ABORT, others)
Interrupt request status
SC counter overflow
Processing mode (stop temporary/terminating end)
Interrupt enable setting correspondence to each of bits positions
of status register
Setting the number of pixels on one line (in multiples of 16 or 32,
up to 10240 pixels)
Setting the number of lines to be coded/decoded (up to 65535
lines)
Setting the number of coded/decoded lines (up to 65535 lines)
Buffer for writing coded data/image data/context table RAM data
from MPU into LSI (DMA transferable) (RAM address is
automatically incremented each time data is written.)
Buffer for reading coded data/image data/context table RAM data
from LSI into MPU (DMA transferable) (RAM address is
automatically incremented each time data is read).
Setting a terminal marker code in coding (SDNORM/SDRST)
Reading a marker code in decoding (SDNORM, SDRST, ABORT,
others)
Reduction in coding (1/2 reduction in horizontal and vertical
directions, horizontal OR processing)
Magnification during decoding (×2 lengthwise and width)
Select throwing away the leading 1-byte of the coded data read
when decoding
Selecting the typical prediction
Selection of prohibiting line memory initialization
Description

Related parts for m65761fp