MP7610AP EXAR [Exar Corporation], MP7610AP Datasheet
![no-image](/images/no-image-200.jpg)
MP7610AP
Related parts for MP7610AP
MP7610AP Summary of contents
Page 1
FEATURES · Eight Independent 14-Bit DACs with Output Amplifiers · Low Power 320 mW (typ.) · Serial Digital Data and Address Port (3-Wire Standard) · 14-Bit Resolution, 12-Bit Accuracy · Extremely Well Matched DACs · Extremely Low Analog Ground Current ...
Page 2
... SOIC --40 to +85 SOIC --40 to +85 SOIC PIN CONFIGURATIONS 1 See the following page for pin descriptions 44 Pin PLCC Rev. 4.01 Res. Part No. (Bits) ° C MP7610CP 14 ° C MP7610BP 14 MP7610AP 14 ° C ° C MP7610CS 14 ° C MP7610BS 14 ° C MP7610AS 14 AGND VO0 VO1 VO2 VO3 ...
Page 3
PIN DESCRIPTION SOIC PLCC Pin # Pin # ...
Page 4
ELECTRICAL CHARACTERISTICS REF Parameter Symbol STATIC PERFORMANCE Resolution (All Grades) Integral Non-Linearity INL (Relative Accuracy Differential Non-Linearity DNL Positive ...
Page 5
ELECTRICAL CHARACTERISTICS (CONT’D) Parameter Symbol DYNAMIC PERFORMANCE Voltage Settling from VDAC Out 6 Channel-to-Channel Crosstalk 1, 6 Digital Feedthrough Power Supply Rejection Ratio PSRR REFERENCE INPUTS Impedance of V REF REF 2 V Voltage1, V REF REF ...
Page 6
ELECTRICAL CHARACTERISTICS (CONT’D) Parameter Symbol DIGITAL TIMING 1, 4 SPECIFICATIONS (CONT’D) LD Rising Edge to SDO Tri-state Disable LD Rising Edge to CLK Enable t LDCK LD Set-up Time with Respect t LDSU to CLK NOTES: 1 Guaranteed; not tested. ...
Page 7
SDI (Data In CLK SDO 0 V OUT Note: (1) Because A3 is available immediately after 18th clock edge of DATA Shift-in, only 17 clock cycles are needed to ...
Page 8
The MP7610 is equipped with a serial data (3-wire standard) m -processor logic interface to reduce pin count, package size, and board wire (space). If the LD signal is high, the CLK signal loads the digital input bits (SDI) into ...
Page 9
SERIAL INTERFACE DIAGRAMS m PC Data LD CLK m PC Data Out Data CLK SDO n Address (SDI) Data In CLK Rev. 4.01 VRI1 VOI1 VRI2 IC(1) IC(2) SDI ...
Page 10
A0 to A15 MC6800 02 R/W DBO to DB7 NOTES 1. Execute consecutive memory write instructions while manipulating the data between WRITEs so that each WRITE presents the next bit. 2. The serial data loading is triggered by the CLK ...
Page 11
PERFORMANCE CHARACTERISTICS --11 V 2.5mV 0 V --2.5mV Graph 1. Typical Output Settling Characteristic Graph 1 shows the typical output settling characteristic of the MP7610 Family for a RESET !ZS!FS!ZS series of code transitions. The top ...
Page 12
Graph 3. DAC 0 INL vs --4 0 CODE Graph 5. DAC 0 Linearity with ¦10 REF OUT 4 --4 0 CODE Graph 7. DAC 0 Linearity with ...
Page 13
MP7610 Family Figure 9. Circuit for Determining Typical Analog Output Pulse Response 2.0mA I 0.0 400mV V O --400mV 200mV C = 500pF L V OUT --200mV 0s 1.0ms Graph 9. Typical Response of the MP7610 Family Analog Output to ...
Page 14
LEAD PLASTIC LEADED CHIP CARRIER SYMBOL Note: The control dimension ...
Page 15
LEAD SMALL OUTLINE 28 1 Seating Plane e SYMBOL Note: The control dimension is the millimeter column Rev. 4.01 (350 MIL JEDEC SOIC) Rev. 1. ...
Page 16
EXAR Corporation reserves the right to make changes to the products contained in this publication in order to im- prove design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits de- scribed herein, conveys no ...