m5-128104-20vc Lattice Semiconductor Corp., m5-128104-20vc Datasheet

m5-128104-20vc

Manufacturer Part Number

m5-128104-20vc

Description

Fifth Generation Mach Architecture

Manufacturer

Lattice Semiconductor Corp.

Datasheet

1.M5-128104-20VC.pdf (47 pages)

Current page: 1 of 47
Download datasheet (669Kb)

FEATURES

Publication# 20446

Amendment/0

High logic densities and I/Os for increased logic integration

— 128 to 512 macrocell densities

— 68 to 256 I/Os

Wide selection of density and I/O combinations to support most application needs

— 6 macrocell density options

— 7 I/O options

— Up to 4 I/O options per macrocell density

— Up to 5 density & I/O options for each package

Performance features to ﬁt system needs

— 5.5 ns t

— 182 MHz f

— Four programmable power/speed settings per block

Flexible architecture facilitates logic design

— Multiple levels of switch matrices allow for performance-based routing

— 100% routability and pin-out retention

— Synchronous and asynchronous clocking, including dual-edge clocking

— Asynchronous product- or sum-term set or reset

— 16 to 64 output enables

— Functions of up to 32 product terms

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— IEEE 1149.1 compliant for boundary scan testing

— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port

— PCI compliant (-5/-6/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system design

— Bus-Friendly™ Inputs & I/Os

— Individual output slew rate control

— Hot socketing

— Programmable security bit

Advanced E

Supported by ispDesignEXPERT™ software for rapid logic development

— Supports HDL design methodologies with results optimized for MACH 5 devices

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Lattice and Third-party hardware programming support

— LatticePRO™ software for in-system programmability support on PCs and Automated Test

— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,

Equipment

and System General

Rev: I

Issue Date: September 2000

Commercial, 7.5 ns t

CMOS process provides high performance, cost effective solutions

CNT

MACH 5 CPLD Family

Fifth Generation MACH Architecture

Industrial

Related parts for m5-128104-20vc

Related keywords

m5-128104-20vc datasheet
m5-128104-20vc data sheet
m5-128104-20vc pdf datasheet
m5-128104-20vc component
m5-128104-20vc part
m5-128104-20vc distributor
m5-128104-20vc RoHS
m5-128104-20vc datasheet download