LTC2446 LINER [Linear Technology], LTC2446 Datasheet - Page 8

no-image

LTC2446

Manufacturer Part Number
LTC2446
Description
24-Bit High Speed 8-Channel ?? ADCs with Selectable Multiple Reference Inputs
Manufacturer
LINER [Linear Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC2446CUHF
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2446CUHF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2446CUHF#PBF/I
Manufacturer:
LT
Quantity:
347
Part Number:
LTC2446CUHF#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2446IUHF
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2446IUHF#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
APPLICATIO S I FOR ATIO
LTC2446/LTC2447
sleep state. While in this sleep state, power consumption
is reduced below 10µA. The part remains in the sleep state
as long as CS is HIGH. The conversion result is held
indefinitely in a static shift register while the converter is
in the sleep state.
Once CS is pulled LOW, the device begins outputting the
conversion result. There is no latency in the conversion
result while operating in the 1x mode. The data output cor-
responds to the conversion just performed. This result is
shifted out on the serial data out pin (SDO) under the con-
trol of the serial clock (SCK). Data is updated on the falling
edge of SCK allowing the user to reliably latch data on the
rising edge of SCK (see Figure 3). The data output state is
concluded once 32 bits are read out of the ADC or when CS
is brought HIGH. The device automatically initiates a new
conversion and the cycle repeats.
Through timing control of the CS, SCK and EXT pins, the
LTC2446/LTC2447 offer several flexible modes of opera-
tion (internal or external SCK). These various modes do
not require programming configuration registers; more-
over, they do not disturb the cyclic operation described
above. These modes of operation are described in detail in
the Serial Interface Timing Modes section.
Ease of Use
The LTC2446/LTC2447 data output has no latency, filter
settling delay or redundant data associated with the
conversion cycle while operating in the 1x mode. There
is a one-to-one correspondence between the conversion
and the output data. Therefore, multiplexing multiple
analog voltages and references is easy. Speed/resolution
adjustments may be made seamlessly between two
conversions without settling errors.
The LTC2446/LTC2447 perform offset and full-scale cali-
brations every conversion cycle. This calibration is trans-
parent to the user and has no effect on the cyclic operation
described above. The advantage of continuous calibration
is extreme stability of offset and full-scale readings with re-
spect to time, supply voltage change and temperature drift.
Power-Up Sequence
The LTC2446/LTC2447 automatically enter an internal
reset state when the power supply voltage V
8
U
U
W
U
CC
drops
below approximately 2.2V. This feature guarantees the
integrity of the conversion result and of the serial inter-
face mode selection.
When the V
the converter creates an internal power-on-reset (POR)
signal with a duration of approximately 0.5ms. The POR
signal clears all internal registers. The conversion imme-
diately following a POR is performed on the input channel
IN
OSR = 256 in the 1x mode. Following the POR signal, the
LTC2446/LTC2447 start a normal conversion cycle and
follow the succession of states described above. The first
conversion result following POR is accurate within the
specifications of the device if the power supply voltage is
restored within the operating range (4.5V to 5.5V) before
the end of the POR time interval.
Reference Voltage Range
These converters accept truly differential external refer-
ence voltages. Each set of five reference inputs may be
independently driven to any common mode voltage over
the entire supply range of the device (GND to V
correct converter operation, each positive reference pin
REF
be more positive than its corresponding negative refer-
ence pin REF
V
The LTC2446/LTC2447 can accept a differential reference
from 0.1V to V
converter output noise is determined by the thermal noise
of the front-end circuits, and as such, its value in micro-
volts is nearly constant with reference voltage. A decrease
in reference voltage will not significantly improve the
converter’s effective resolution. On the other hand, a
reduced reference voltage will improve the converter’s
overall INL performance.
Input Voltage Range
The analog input is truly differential with an absolute/
common mode range for the CH0-CH7 and COM input
pins extending from GND – 0.3V to V
these limits, the ESD protection devices begin to turn on
and the errors due to input leakage current increase
rapidly. Within these limits, the LTC2446/LTC2447
REFG
+
= CH0, IN
+
(V
) by at least 100mV.
REF01
CC
+
, V
voltage rises above this critical threshold,
= CH1, REF
CC
REF23
(V
on each set of reference input pins. The
REF01
+
, V
+
REF45
, V
= V
REF23
REF01
+
, V
REF67
+
, V
, REF
CC
REF45
+
+ 0.3V. Outside
, V
V
REFG
REF01
, V
CC
+
REF67
) must
). For
at an
24467fa
,

Related parts for LTC2446