SAA7184 Philips Semiconductors, SAA7184 Datasheet - Page 4

no-image

SAA7184

Manufacturer Part Number
SAA7184
Description
Digital Video Encoders DENC2-M6
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7184AWP
Manufacturer:
PHILIPS
Quantity:
12 388
Part Number:
SAA7184WP
Manufacturer:
NXPLIPS
Quantity:
1 841
Part Number:
SAA7184WP
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
PINNING
1996 Jul 03
V
DP4 to DP7
RCV1
RCV2
V
VP0 to VP7
V
SEL_ED
V
MP7 to MP0
V
RCM1
RCM2
KEY
OVL0 to OVL2
V
CDIR
V
LLC
CREF
XTALO
XTALI
V
RTCI
AP
SP
V
V
V
SSD1
SSD2
DDD1
SSD3
SSD4
SSD5
DDD2
SSD6
refL
refH
DDA1
Digital Video Encoders (DENC2-M6)
SYMBOL
20 to 27
32 to 34
9 to 16
2 to 5
PIN
17
18
19
28
29
30
31
35
36
37
38
39
40
41
42
43
44
45
46
47
48
1
6
7
8
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
digital ground 1
Upper 4 bits of the data port; if pin 68 (SEL_MPU) is HIGH, the data bus of
the parallel MPU interface is used. If pin 68 is LOW, then the UV lines of the
video port are used.
Raster control 1 for video port; depending on the synchronization mode, this
pin receives or provides a VS/FS/FSEQ signal.
Raster control 2 for video port; depending on the synchronization mode, this
pin receives or provides an HS/HREF/CBL signal.
digital ground 2
Video port; this is an input for CCIR 656 compatible multiplexed video data. If
the 16-bit DIG-TV2 format is used, then Y data is input.
digital supply voltage 1
select encoder data; selects input data either from the MPEG port or from
the video port
digital ground 3
MPEG port; it is an input for CCIR 656 style multiplexed YUV data.
digital ground 4
Raster control 1 for MPEG port; this pin provides a VS/FS/FSEQ signal.
Raster control 2 for MPEG port; this pin provides an HS pulse for the MPEG
decoder.
key signal for OVL (active HIGH)
on-screen display data; this is the index for the internal OVL look-up tables
digital ground 5
Clock direction; if the CDIR input is HIGH, the circuit receives a clock signal,
if not LLC and CREF are generated by the internal crystal oscillator.
digital supply voltage 2
Line-locked clock; this is the 27 MHz master clock for the encoder. The
direction is set by the CDIR pin.
Clock reference signal; this is the clock qualifier for DIG-TV2 compatible
signals. The polarity is programmable by software.
crystal oscillator output (to crystal)
Crystal oscillator input (from crystal). If the oscillator is not used, this pin
should be connected to ground.
digital ground 6
Real time control Input; if the clock is provided by the SAA7151B or
SAA7111, RTCI should be connected to the RTCO pin of the decoder to
improve the signal quality.
test pin (should be connected to digital ground for normal operation)
test pin (should be connected to digital ground for normal operation)
lower reference voltage input for the DACs
upper reference voltage input for the DACs
analog positive supply voltage 1 for the DACs and output amplifiers
4
DESCRIPTION
SAA7184; SAA7185B
Preliminary specification

Related parts for SAA7184