CY7C057 CYPRESS [Cypress Semiconductor], CY7C057 Datasheet - Page 15

• Manufacturer Part Number: CY7C057
• Description: 3.3V 16K/32K x 36 FLEx36 Asynchronous Dual-Port Static RAM
• Manufacturer: CYPRESS [Cypress Semiconductor]

Switching Waveforms
Busy Timing Diagram No. 2 (Address Arbitration)
Left Address Valid First:
Document #: 38-06055 Rev. **
Busy Timing Diagram No. 1 (CE Arbitration)
CE
CE
Right Address Valid First:
Note:
41. If t
ADDRESS
L
ADDRESS
R
Valid First:
ADDRESS
ADDRESS
ADDRESS
ADDRESS
CE
ValidFirst:
CE
CE
CE
PS
0L
0R
0L
0R
BUSY
BUSY
BUSY
is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.
, CE
BUSY
, CE
, CE
, CE
L, R
L, R
1L
1L
1R
1R
L
R
R
R
L
L
R
L
(continued)
t
t
PS
PS
ADDRESS MATCH
ADDRESS MATCH
t
t
RC
RC
or t
or t
t
t
PS
PS
WC
WC
t
t
[41]
BLA
BLA
CHIP SELECT VALID
CHIP SELECT VALID
ADDRESS MATCH
ADDRESS MATCH
[41]
t
t
BLC
BLC
CHIP SELECT VALID
ADDRESS MISMATCH
ADDRESS MISMATCH
CHIP SELECT VALID
t
t
BHA
BHA
t
t
BHC
BHC
CY7C056V
CY7C057V
Page 15 of 23