HI5710A_00 INTERSIL [Intersil Corporation], HI5710A_00 Datasheet
HI5710A_00
Related parts for HI5710A_00
HI5710A_00 Summary of contents
Page 1
August 2000 Features • Resolution ±0.5 LSB (DNL 10-Bit • Maximum Sampling Frequency . . . . . . . . ...
Page 2
Functional Block Diagram S AMP COURSE COMPARATOR AND ENCODE CLK 22 TIMING GEN HI5710A + DAC FINE COMPARATOR ...
Page 3
Absolute Maximum Ratings Supply Voltage ...
Page 4
Electrical Specifications MSPS PARAMETER ANALOG INPUTS Analog Input Bandwidth (-3dB), BW Analog Input Current Analog Input Capacitance REFERENCE INPUT Reference Pin Current Reference Pin Current Reference Resistance (V to ...
Page 5
HI5710A 5 ...
Page 6
Timing Diagrams t t PW1 PW0 1.65V CLOCK t SD ANALOG INPUT DATA OUTPUT INDICATES POINT AT WHICH ANALOG DATA IS SAMPLED 1.65V (DV = 3.3V) DD 2.5V (DV = 5.0V) DD OUTPUT ...
Page 7
Calibration Timing Diagrams 10ns OR MORE CLK 1 CLOCK OR MORE CAL FIGURE 3. EXTERNAL CALIBRATION PULSE TIMING DIAGRAM INPUT CLK CAL INPUT CLK CAL FIGURE 4. EXAMPLES OF EXTERNAL CALIBRATION PULSE INPUT FOR ...
Page 8
Typical Performance Curves 20MHz 1kHz RAMP WAVE - AMBIENT TEMPERATURE ( FIGURE 5. SUPPLY CURRENT vs AMBIENT TEMPERATURE 5.0V DD ...
Page 9
Typical Performance Curves 20MHz P 0.1 ...
Page 10
Typical Performance Curves -25 -30 -35 -40 -45 -50 - 3.3V DD -60 -65 -70 -75 0.1 1 INPUT FREQUENCY (MHz) FIGURE 15. THD vs INPUT FREQUENCY Pin Description and I/O Pin Equivalent Circuit PIN NUMBER SYMBOL 1 ...
Page 11
Pin Description and I/O Pin Equivalent Circuit PIN NUMBER SYMBOL 22 CLK AV 41 CAL AV 15 RESET AV 14 TIN 29 34 29 TSTR HI5710A ...
Page 12
Pin Description and I/O Pin Equivalent Circuit PIN NUMBER SYMBOL TESTMODE AV 20 LINV AV 21 MINV AV 18, 25 HI5710A (Continued) ...
Page 13
INPUT SIGNAL VOLTAGE STEP MSB V 1023 RT • • • • • • • 512 • 511 • • • • • • NOTE: 3. This table shows the correlation between the analog input voltage and ...
Page 14
Clock Input The HI5710A samples the input signal on the rising edge of the clock with the digital data being latched at the digital outputs (D0 - D9) after 3 clock cycles. The HI5710A is designed for use with a ...
Page 15
For example, if the sample clock frequency is 20MHz, the time between internal auto calibration pulses is / Internal Cal Pulse CLK 6 268,435,456/ 13.4s. ...
Page 16
Test Circuits V IN DVM FIGURE 17. INTEGRAL AND DIFFERENTIAL NON-LINEARITY ERROR TEST CIRCUIT f -1kHz C SG NTSC SIGNAL 40 IRE 100 MODULATION SOURCE BURST IRE 0 - ...
Page 17
Test Circuits (Continued) 1 CLK SENCE AMP SENCE AMP RESET CE FIGURE 20. CALIBRATION PULSE GENERATION CIRCUIT Typical Application Circuits 4. 2.0V TSTR 4. ...
Page 18
Typical Application Circuits 4. 2.0V TSTR 4. 2.0V NC CAL CALIBRATION PULSE TS +5VA +3.3VD NC 10µF 0.1µ FIGURE 21B. POWER-UP CALIBRATION WITH EXTERNAL CALIBRATION ...
Page 19
Typical Application Circuits 4. 2.0V TSTR 4. 2.0V NC CAL TS +5VA +3.3VD NC 10µF 0.1µ FIGURE 21C. ONLY POWER-UP CALIBRATION BEING UTILIZED HI5710A (Continued) ...
Page 20
Timing Definitions Sampling Delay, is the time delay between the external sample command (the rising edge of the clock) and the time at which the analog input signal is actually sampled. This delay is due to internal clock path propagation ...
Page 21
AMP A/D HFA1135 HI5710A HSP9501 HFA1245 HI5767/2 HSP48410 HA5020 HI5767/4 HSP48908 HSP48212 HSP43891 HSP43168 HSP43216 HFA1135: 350MHz Op Amp with Output Limiting HFA1245: Dual 350MHz Op Amp with Disable/Enable HA5020: 100MHz Video Op Amp HI5710A: 10-Bit, 20 MSPS, A/D Converter ...