ADV7343 AD [Analog Devices], ADV7343 Datasheet - Page 27
![no-image](/images/no-image-200.jpg)
ADV7343
Manufacturer Part Number
ADV7343
Description
Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
Manufacturer
AD [Analog Devices]
Datasheet
1.ADV7343.pdf
(88 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADV7343BSTZ
Manufacturer:
ADI
Quantity:
301
Company:
Part Number:
ADV7343BSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7343BSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADV7343BSTZ-3
Manufacturer:
ADI
Quantity:
246
REGISTER MAP ACCESS
A microprocessor can read from or write to all registers of the
ADV7342/ADV7343 via the MPU port, except for registers that
are specified as read-only or write-only registers.
The subaddress register determines which register the next
read or write operation accesses. All communication through
the MPU port starts with an access to the subaddress register.
A read/write operation is then performed from/to the target
address, which increments to the next address until the
transaction is complete.
Table 14. Register 0x00
SR7 to
SR0
0x00
Register
Power
Mode
Register
Bit Description
Sleep Mode. With this control enabled, the current consumption is
reduced to μA level. All DACs and the internal PLL circuit are
disabled. I
PLL and Oversampling Control. This control allows the internal PLL
circuit to be powered down and the oversampling to be switched off.
DAC 3: Power on/off.
DAC 2: Power on/off.
DAC 1: Power on/off.
DAC 6: Power on/off.
DAC 5: Power on/off.
DAC 4: Power on/off.
2
C registers can be read from and written to in sleep mode.
Rev. 0 | Page 27 of 88
REGISTER PROGRAMMING
Table 14 to Table 28 describe the functionality of each register.
All registers can be read from as well as written to, unless
otherwise stated.
SUBADDRESS REGISTER (SR7 TO SR0)
The subaddress register is an 8-bit write-only register. After the
MPU port is accessed and a read/write operation is selected, the
subaddress is set up. The subaddress register determines to or
from which register the operation takes place.
7
0
1
6
0
1
5
0
1
Bit Number
4
0
1
3
0
1
2
0
1
ADV7342/ADV7343
1
0
1
0
0
1
Register
Setting
Sleep
mode off.
Sleep
mode on.
PLL on.
PLL off.
DAC 3 off.
DAC 3 on.
DAC 2 off.
DAC 2 on.
DAC 1 off.
DAC 1 on.
DAC 6 off.
DAC 6 on.
DAC 5 off.
DAC 5 on.
DAC 4 off.
DAC 4 on.
Reset
Value
0x12