ISL70001SRHF INTERSIL [Intersil Corporation], ISL70001SRHF Datasheet - Page 4

• Manufacturer Part Number: ISL70001SRHF
• Description: Rad Hard and SEE Hard 6A Synchronous Buck Regulator
• Manufacturer: INTERSIL [Intersil Corporation]

Pin Descriptions
PIN NUMBER
13, 14
15, 16
17, 18
12
19
20
21
22
23
PIN NAME
PORSEL
DVDD
DGND
AGND
AVDD
REF
SS
EN
FB
4
(Continued)
t
V
This pin is the soft-start input. Connect a ceramic capacitor from this pin to DGND to set the soft-start output
ramp time in accordance with Equation 1:
where:
t
C
V
I
Soft-start time is adjustable from approximately 2ms to 200ms.
The range of the soft-start capacitor should be 82nF to 8.2µF, inclusive.
These pins are the bias supply inputs to the internal digital control circuitry. Connect these pins together at the
IC and locally filter them to DGND using a 1Ω resistor and a 1µF ceramic capacitor. Locate both filter
components as close as possible to the IC.
These pins are the digital ground associated with the internal digital control circuitry. Connect these pins
directly to the ground plane.
These pins are the analog ground associated with the internal analog control circuitry. Connect these pins
directly to the ground plane.
This pin is the bias supply input to the internal analog control circuitry. Locally filter this pin to AGND using a 1Ω
resistor and a 1µF ceramic capacitor. Locate both filter components as close as possible to the IC.
This pin is the internal reference voltage output. Bypass this pin to AGND with a 220nF ceramic capacitor
located as close as possible to the IC. The bypass capacitor is needed to mitigate SEE. No current (sourcing or
sinking) is available from this pin.
This pin is the voltage feedback input to the internal error amplifier. Connect a resistor from FB to VOUT and
from FB to AGND to adjust the output voltage in accordance with Equation 2:
where:
V
V
R
R
The top divider resistor must be 1kΩ to mitigate SEE. Connect a 4.7nF ceramic capacitor across RT to mitigate SEE
and to improve stability margins.
This pin is the enable input to the IC. This is a comparator type input with a rising threshold of 0.6V and
programmable hysteresis. Driving this pin above 0.6V enables the IC. Bypass this pin to AGND with a 10nF
ceramic capacitor to mitigate SEE.
This pin is the input for selecting the rising and falling POR (Power-On-Reset) thresholds. For a nominal 5V
supply, connect this pin to DVDD. For a nominal 3.3V supply, connect this pin to DGND. For nominal supply
voltages between 5V and 3.3V, connect this pin to DGND.
SS
SS
SS
OUT
REF
OUT
REF
SS
T
B
= Top divider resistor (Must be 1kΩ)
= Bottom divider resistor
= Soft-start charging current (23µA typical)
= Soft-start output ramp time
=
= Soft-start capacitor
= Reference voltage (0.6V typical)
= Output voltage
= Reference voltage (0.6V typical)
=
C
SS
V
REF
⋅
V
REF
⋅
[
1
⁄
+
I
ISL70001SEH
SS
(
R
T
⁄
R
B
)
]
DESCRIPTION
(EQ. 1)
(EQ. 2)
November 30, 2011
FN7956.0