ADSP-TS202S_06 AD [Analog Devices], ADSP-TS202S_06 Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
ADSP-TS202S_06
Manufacturer Part Number
ADSP-TS202S_06
Description
TigerSHARC Embedded Processor
Manufacturer
AD [Analog Devices]
Datasheet
1.ADSP-TS202S_06.pdf
(48 pages)
ADSP-TS202S
POWER DOMAINS
The ADSP-TS202S processor has separate power supply con-
nections for internal logic (V
buffer (V
Note that the analog (V
PLLs. To produce a stable clock, systems must provide a clean
power supply to power input V
attention to bypassing the V
FILTERING REFERENCE VOLTAGE AND CLOCKS
Figure 6
and SCLK_V
for the switching voltage reference and system clock reference.
DEVELOPMENT TOOLS
The ADSP-TS202S processor is supported with a complete set
of CROSSCORE
including Analog Devices emulators and VisualDSP++
opment environment. The same emulator hardware that
supports other TigerSHARC processors also fully emulates the
ADSP-TS202S processor.
†
‡
CROSSCORE is a registered trademark of Analog Devices, Inc.
VisualDSP++ is a registered trademark of Analog Devices, Inc.
R1: 2k
R2: 2.55k
C1: 1 F CAPACITOR (SMD)
C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP’S PINS
CLOCK DRIVER
VOLTAGE OR
V
DD_IO
V
DD_IO
R1: 2k
R2: 2.55k
C1: 1 F CAPACITOR (SMD)
C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP’S PINS
* IF CLOCK DRIVER VOLTAGE > V
SERIES RESISTOR (±1%)
and
DD_IO
*
SERIES RESISTOR (±1%)
R1
R2
SERIES RESISTOR (±1%)
Figure 7
REF
), and internal DRAM (V
SERIES RESISTOR (±1%)
. These circuits provide the reference voltages
®†
Figure 7. SCLK_V
R1
R2
software and hardware development tools,
Figure 6. V
C1
show possible circuits for filtering V
DD_A
V
SS
C1
) supply powers the clock generator
DD_A
REF
V
DD
SS
Filtering Scheme
C2
REF
), analog circuits (V
DD_A
DD_IO
supply.
Filtering Scheme
. Designs must pay critical
C2
DD_DRAM
V
) power supply.
REF
Rev. C | Page 10 of 48 | December 2006
DD_A
SCLK_V
®‡
), I/O
REF
devel-
REF
,
The VisualDSP++ project management environment lets
programmers develop and debug an application. This environ-
ment includes an easy to use assembler (which is based on an
algebraic syntax), an archiver (librarian/library builder), a
linker, a loader, a cycle-accurate instruction-level simulator, a
C/C++ compiler, and a C/C++ run-time library that includes
DSP and mathematical functions. A key point for theses tools is
C/C++ code efficiency. The compiler has been developed for
efficient translation of C/C++ code to DSP assembly. The DSP
has architectural features that improve the efficiency of
compiled C/C++ code.
The VisualDSP++ debugger has a number of important
features. Data visualization is enhanced by a plotting package
that offers a significant level of flexibility. This graphical repre-
sentation of user data enables the programmer to quickly
determine the performance of an algorithm. As algorithms grow
in complexity, this capability can have increasing significance
on the designer’s development schedule, increasing
productivity. Statistical profiling enables the programmer to
nonintrusively poll the processor as it is running the program.
This feature, unique to VisualDSP++, enables the software
developer to passively gather important code execution metrics
without interrupting the real-time characteristics of the
program. Essentially, the developer can identify bottlenecks in
software quickly and efficiently. By using the profiler, the pro-
grammer can focus on those areas in the program that impact
performance and take corrective action.
Debugging both C/C++ and assembly programs with the
VisualDSP++ debugger, programmers can
The VisualDSP++ IDE lets programmers define and manage
DSP software development. Its dialog boxes and property pages
let programmers configure and manage all of the TigerSHARC
processor development tools, including the color syntax high-
lighting in the VisualDSP++ editor. This capability permits
programmers to
The VisualDSP++ Kernel (VDK) incorporates scheduling and
resource management tailored specifically to address the mem-
ory and timing constraints of DSP programming. These
capabilities enable engineers to develop code more effectively,
• View mixed C/C++ and assembly code (interleaved source
• Insert breakpoints
• Set conditional breakpoints on registers, memory,
• Trace instruction execution
• Perform linear or statistical profiling of program execution
• Fill, dump, and graphically plot the contents of memory
• Perform source level debugging
• Create custom debugger windows
• Control how the development tools process inputs and
• Maintain a one-to-one correspondence with the tool’s
and object information)
and stacks
generate outputs
command line switches