KSZ8895 INFINEON [Infineon Technologies AG], KSZ8895 Datasheet - Page 57

no-image

KSZ8895

Manufacturer Part Number
KSZ8895
Description
Integrated 5-Port 10/100 Managed Ethernet Switch with MII/RMII interface
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8895FMQI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8895FMQI TR
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8895FQXIA
Manufacturer:
HONEYWELL
Quantity:
1 000
Part Number:
KSZ8895MLUB
0
Part Number:
KSZ8895MLXI
0
Part Number:
KSZ8895MQ
Manufacturer:
DATEL
Quantity:
149
Part Number:
KSZ8895MQ
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8895MQI
Manufacturer:
MICREL
Quantity:
2 300
Part Number:
KSZ8895MQI
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
KSZ8895MQI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8895MQXCA
Manufacturer:
FREESCALE
Quantity:
1 043
Part Number:
KSZ8895MQXCA
Manufacturer:
MICREL
Quantity:
60
Part Number:
KSZ8895MQXI
0
Part Number:
KSZ8895RQXC-TR
0
Micrel, Inc.
January 2011
Address
3
2
1
0
Register 3 (0x03): Global Control 1
7
6
5
4
3
Enable PHY MII/RMII
Reserved
UNH Mode
Link Change Age
Pass All Frames
2K Byte packet support
IEEE 802.3x Transmit
Flow Control Disable
IEEE 802.3x Receive
Flow Control Disable
Frame Length Field Check
Name
Description
1, enable PHY P5-MII/RMII interface (default).
Note: if not enabled, the switch will tri-state all outputs.
N/A Don’t change.
1, the switch will drop packets with 0x8808 in T/L filed,
or DA=01-80-C2-00-00-01.
0, the switch will drop packets qualified as “flow
control” packets.
1, link change from “link” to “no link” will cause fast
aging (<800µs) to age address table faster. After an
age cycle is complete, the age logic will return to
normal (300 +/- 75 seconds ). Note: If any port is
unplugged, all addresses will be automatically aged
out.
1, switch all packets including bad ones. Used solely
for debugging purpose. Works in conjunction with
sniffer mode.
1 = enable support 2K Byte packet
0 = disable support 2K Byte packet
0, will enable transmit flow control based on AN result.
1, will not enable transmit flow control regardless of
AN result.
0, will enable receive flow control based on AN result.
1, will not enable receive flow control regardless of
AN result.
Note: Bit 5 and bit 4 default values are controlled by
the same pin, but they can be programmed
independently.
1, will check frame length field in the IEEE packets
If the actual length does not match, the packet will be
dropped (for L/T <1500) .
57
Mode
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
KSZ8895MQ/RQ/FMQ
Pin LED[5][1]
strap option.
PD(0): isolate.
PU(1): Enable.
Note: LED[5][1]
has internal pull-
up (PU).
Pin PMRXD3
strap option.
PD(0): Enable Tx
flow control
(default).
PU(1): Disable
Tx/Rx flow
control.
Note: PMRXD3
has internal pull-
down.
Pin PMRXD3
strap option.
PD (0): Enable
Rx flow control
(default).
PU(1): Disable
Tx/Rx flow
control.
Note: PMRXD3
has internal pull-
down.
M9999-012011-1.2
Default
1
1
0
0
0
0
0
0
0

Related parts for KSZ8895