MPC870 FREESCALE [Freescale Semiconductor, Inc], MPC870 Datasheet - Page 68

no-image

MPC870

Manufacturer Part Number
MPC870
Description
Hardware Specifications
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC870CVR133
Manufacturer:
Freescale
Quantity:
560
Part Number:
MPC870CVR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870CVR66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870CZT133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870CZT133
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC870CZT66
Manufacturer:
MOT
Quantity:
12 388
Part Number:
MPC870CZT66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC870CZT66
Quantity:
100
Company:
Part Number:
MPC870CZT66
Quantity:
20
Part Number:
MPC870VR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870VR133
Manufacturer:
FREE
Quantity:
20 000
Part Number:
MPC870VR66
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC870VR80
Manufacturer:
Freescale
Quantity:
679
FEC Electrical Characteristics
Table 31
Figure 64
15.2 MII and Reduced MII Transmit Signal Timing
The transmitter functions correctly up to a MII_TX_CLK maximum frequency of 25 MHz + 1%. There is no
minimum frequency requirement. In addition, the processor clock frequency must exceed the MII_TX_CLK
frequency – 1%.
Table 32
68
MII_RXD[3:0] (inputs)
MII_RX_DV
MII_RX_ER
MII_RX_CLK (input)
M1_R
M2_R
Num
Num
M5
M6
M7
M8
M1
M2
M3
M4
MII
MII
provides information on the MII receive signal timing.
provides information on the MII transmit signal timing.
shows MII receive signal timing.
MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid
MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid
MII_TX_CLK pulse width high
MII_TX_CLK pulse width low
MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup
MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold
MII_RX_CLK pulse width high
MII_RX_CLK pulse width low
RMII_RXD[1:0], RMII_CRS_DV, RMII_RX_ERR to RMII_REFCLK
setup
RMII_REFCLK to RMII_RXD[1:0], RMII_CRS_DV, RMII_RX_ERR
hold
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
MPC875/MPC870 Hardware Specifications, Rev. 3.0
Figure 64. MII Receive Signal Timing Diagram
M1
Characteristic
Characteristic
Table 32. MII Transmit Signal Timing
Table 31. MII Receive Signal Timing
M2
M3
M4
35%
35%
35%
35%
Min
Min
5
5
5
4
2
65%
65%
Max
65%
65%
Max
25
Freescale Semiconductor
MII_RX_CLK period
MII_RX_CLK period
MII_TX_CLK period
MII_TX_CLK period
Unit
Unit
ns
ns
ns
ns
ns
ns

Related parts for MPC870