NS486SXL NSC [National Semiconductor], NS486SXL Datasheet

Page 1

... SXL ™ Optimized 32-Bit 486-Class Controller with On-Chip Peripherals for Embedded Systems General Description The NS486SXL is a highly integrated embedded system controller incorporating an Intel486 -class 32-bit processor ™ along with all of the necessary System Service Elements, implementing a true “system on a chip.” ideally suited for a wide variety of applications running in a segmented protect-mode environment ...

Page 2

... Table 10. Real Time Clock Pins Table 11. Oscillator Pins Table 12. 16550 UART Pins Table 13. Timer Pins Table 14. 3-Wire Serial I/O Pins List of Figures FIGURE 1. NS486SXL Internal Resource to Pins Map FIGURE 2.NS486SXL Internal Busses FIGURE 3. NS486SXL Package Pinout Diagram www.national.com FIGURE 4. Switching Characteristic Measurement Wave- forms FIGURE 5 ...

Page 3

... In fact, the NS486SXL includes all of the System Service El- ements required by a typical kernel, including an efficient DRAM controller that supports pagemode DRAMs for data cache-like performance ...

Page 4

... All ’486 instructions appropriate to protected mode and our hardware configura- tion are supported, including debug instructions. The NS486SXL is initially available to run 25 MHz at 5V. The processor clock is obtained by dividing the crystal frequency by two. For example MHz NS486SXL runs with a 50 MHz crystal oscillator as the master clock ...

Page 5

... BIU generates the timing and control sig- nals to access those resources. The BIU is designed to support a glueless interface to many ISA-type peripherals. For debug purposes, the NS486SXL can be set to generate external bus cycles at the same time as an internal periph- eral access takes place. This gives logic analyzers or other debug tools the ability to track and capture internal periph- eral accesses ...

Page 6

... NS486SXL con- troller). To program the resources of the NS486SXL, a set of internal control registers exists. These registers provide precise con- trol over all internal resources and the setup of external NS486SXL control signals the designer’s responsibility to ensure the proper initialization of the registers in this I/O map ...

Page 7

... Note: In the above figure and in the following tables, all active low signals are shown with an overbar. FIGURE 3. NS486SXL Package Pinout Diagram The NS486SXL single chip controller is provided in a com- pact 132-pin, industry standard JEDEC PQFP package. The following tables detail the Symbol, Type, and Description of each pin ...

Page 8

SXL Pin Description Tables Symbol Pins Type SA[31:0] 81, 82, 83, 84, I/O 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 97, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 111, 112, 114, ...

Page 9

SXL Pin Description Tables TABLE 1. Bus Interface Unit Pins (Continued) Symbol Pins Type BDIR 8 O IOR 78 I/O IOW 77 I/O MEMR 80 I/O MEMW 79 I/O CS16 74 I/O RDY 75 I/O TABLE 2. External Bus ...

Page 10

... I PoWer GOOD. This active-high (schmitt trigger) input will cause a hardware reset to the NS486SXL whenever this input goes low. This pin will typically be driven by the power supply and PWGOOD will remain low until the power supply determines that stable and valid voltage levels have been achieved. ...

Page 11

... Register 3. OSCillator Crystal 1 input. This pin should either be driven by a TTL oscillator or be connected to an external crystal circuit. This signal is the fundamental clock source for all clocked elements in the NS486SXL, except the Real-Time Clock, which has its own crystal pins. 11 www.national.com ...

Page 12

... TABLE 11. Oscillator Pins (Continued) Function OSCillator Crystal 2 output. This is the output side of the NS486SXL on-chip circuitry provided to support an external crystal circuit TTL oscillator drives OSCX1, this pin should connect. TABLE 12. 16550 UART Pins Function UART Transmit data. In IrDA and HP-SIR mode this pin is the UART out-put encoded for the serial infrared link ...

Page 13

SXL Pin Description Tables Symbol Pins Type TABLE 13. Timer Pins Symbol Pins Type I/O Symbol Pins Type I/O SCLK 20 O Note 1: For MICROWIRE ...

Page 14

Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage DDA Input Voltage Output Voltage Storage Temperature, T STG ...

Page 15

DRAM Control Unit (Continued) Symbol Parameter V Output Low Voltage OL Note 6: Max load RAS1–0. CASH1–0, and CASL1– pF. Note 7: Max load pF. Auxiliary Processor Interface Symbol Parameter V Output High Voltage ...

Page 16

Real Time Clock (RTCX1/CLK) Symbol Parameter V RTCX1 Input High Voltage IH V RTCX1 Input Low Voltage IL V Battery Voltage BAT I Battery Current BAT Note 9: RTCX2 is the output. Note 10: Lithium Battery. Timer Symbol Parameter V ...

Page 17

General AC Specifications Propagation Delay Waveforms Input Pulse Width Waveforms Except for Clock Pins FIGURE 4. Switching Characteristic Measurement Waveforms V = 200 mV HYS Switching thresholds not specified FIGURE 5. More Switching Specifications Power Ramp Times FIGURE 6. Power ...

Page 18

... Note: The rising/falling rate is assumed linear. AC Switching Specifications The following pages list some of the preliminary AC Specifi- cations for the NS486SXL. All parameters are listed in alpha- betical order according to their Symbol. The Tables consist of the following: Parameter— A short description of the specification being documented. Symbol— ...

Page 19

DRAM Interface Timing Specification **The CLK signal is only included as a reference; no specifications are guarantee to this signal. TABLE 17. 4 Cycle Page Miss Preliminary Specifications Symbol t Column Address Setup Time ASC t Row Address Setup Time ...

Page 20

DRAM Interface Timing Specification TABLE 18. 3 Cycle Miss Preliminary Specifications (Continued) Symbol t Read Data Valid Hold Time OFF t RAS Pulse Width RAS t Row Address Hold Time RAH t RAS to CAS Delay Time RCD t Read ...

Page 21

ISA-like Bus Cycles Timing Specification TABLE 19. No Command Delay ISA-like Bus Specifications (Continued) Symbol Parameter t Read CMD Data Hold Time RCDH t Write CMD Data Hold Time WCDH t Write CMD to Valid Data WCVD t Write Command ...

Page 22

OSCX1 AC Specification Symbol Parameter t CTTL Clock Period CTp t CTTL High Time (Note 16) CTh t CTTL Low Time (Note 16) CTl t CTTL Rise Time CTr t CTTL Fall Time CTf Note 16: Except for the cycle ...

Page 23

PIC AC Specs (Continued) TABLE 23. PIC Timing Specifications (Continued) Symbol Parameter t picrlrh t picrhax t picrldv t picrhdz t picrhrl MICROWIRE (3-Wire) and Access.bus TABLE 24. Access.Bus Timing Specifications Symbol t SCLK Clock Frequency sclk t Bus Free ...

Page 24

FIFO UART (Continued) Symbol Parameter t IRTX Pulse Width IRTXW t IRRX Pulse Width IRRXW FIGURE 14. UART Baud Rate and Infrared Clocks www.national.com Conditions Min Max 1.6 µs 3/16 1.6 µs 6/16 24 DS100121-19 Units BAUD OUT Cycles BAUD ...

Page 25

FIFO UART (Continued) FIGURE 15. UART MODEM Control Timing 25 DS100121-21 www.national.com ...

Page 26

... Italiano National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. Order Number NS486SXLVUL NS Package Number VUL132A 2. A critical component in any component of a life support ...