XC73144-12 XILINX [Xilinx, Inc], XC73144-12 Datasheet

XC73144-12

Manufacturer Part Number

XC73144-12

Description

144-Macrocell CMOS EPLD

Manufacturer

XILINX [Xilinx, Inc]

Datasheet

1.XC73144-12.pdf (11 pages)

Current page: 1 of 11
Download datasheet (114Kb)

• High-Performance EPLD

• Advanced Dual-Block architecture

• 100% interconnect matrix

• High-Speed arithmetic carry network

• 144 Macrocells with programmable I/O architecture

• Up to 132 inputs programmable as direct, latched, or

• All outputs with 24 mA drive

• 3.3 V or 5 V I/O operation

• Meets JEDEC Standard (8-1A) for 3.3 V 0.3 V

• Power management options

• Multiple security bits for design protection

• 160-pin plastic quad flat pack and 225-pin ball-grid-

• 100% PCI compliant

• Programmable slew rate

• Programmable ground control

General Description

The XC73144 is a member of the Xilinx Dual-Block EPLD

family. It consists of four Fast Function Blocks and twelve

High-Density Function Blocks interconnected by a central

Universal Interconnect Matrix (UIM).

The sixteen Function Blocks in the XC73144 are PAL-like

structures, complete with programmable product term

arrays and programmable multilevel Macrocells. Each

Function Block receives 24 inputs, contains nine Macro-

cells conﬁgurable for registered or combinatorial logic and

produces nine outputs which feedback to the UIM and

output pins.

Features

– 7.5 ns pin-to-pin speed on all fast inputs

– 100 MHz maximum clock frequency

– Four Fast Function Blocks

– Twelve High-Density Function Blocks

– 1 ns ripple-carry delay per bit

– 43 MHz 16-bit accumulators

registered

array packages

This document was created with FrameMaker 4 0 2

2-65

Product Speciﬁcations

XC73144

144-Macrocell CMOS EPLD

The Universal Interconnect Matrix connects the Function

Blocks to each other and to all input pins, providing 100%

connectivity between the Function Blocks. This allows

logic functions to be mapped into the Function Blocks and

interconnected without routing restrictions.

The XC73144 is designed in a 0.8

nology.

In addition, the XC73144 includes a programmable power

management feature to specify high-performance or low-

power operation on an individual Macrocell-by-Macrocell

basis. Unused Macrocells are automatically turned off to

minimize power dissipation. Designers can operate

speed-critical paths at maximum performance, while non-

critical paths dissipate less power.

Xilinx development software (XEPLD) supports all mem-

bers of XC7300 family. The designer can create, imple-

ment, and verify digital logic circuits for EPLD devices

using the Xilinx XEPLD Development System. Designs

can be represented as schematics consisting of XEPLD

library components, as behavioral descriptions, or as a

mixture of both. The XEPLD translator automatically per-

forms logic optimization, collapsing, mapping and routing

without user intervention. After compiling the design,

XEPLD translator produces documentation for design

analysis and creates a programming ﬁle to conﬁgure the

device.

The following lists some of the XEPLD Development Sys-

tem features.

• Familiar design approach similar to TTL and PLD

• Converts netlist to fuse map in minutes using a 386/

• Interfaces to standard third-party CAE schematics,

• Timing simulation using Viewsim, OrCAD VST, Mentor,

techniques

486 PC or workstation platform

simulation tools, and behavioral languages

LMC and other tools compatible with the Xilinx Netlist

Format (XNF)

CMOS EPROM tech-

Related parts for XC73144-12

XC73144-12 Summary of contents

Page 1

... PCI compliant • Programmable slew rate • Programmable ground control General Description The XC73144 is a member of the Xilinx Dual-Block EPLD family. It consists of four Fast Function Blocks and twelve High-Density Function Blocks interconnected by a central Universal Interconnect Matrix (UIM). The sixteen Function Blocks in the XC73144 are PAL-like structures, complete with programmable product term arrays and programmable multilevel Macrocells ...

Page 2

... P12 I/O/FI 75 P13 I/O/FI 77 N12 I/O 79 P14 I/O 82 N14 I/O 90 M15 I/O 92 K14 I/O 95 J13 I/O 97 J15 I/O/FI 98 H14 I/O/FI 101 G13 I/O/FI Figure 1. XC73144 Functional Block, Diagram FFB1 FFB2 MC1-1 MC2-9 MC1-2 MC2-8 MC1-3 MC2 MC1-4 MC2 MC1-5 MC2-5 MC1-6 MC2-4 9 MC1-7 9 MC2-3 MC1-8 MC2-2 MC1-9 MC2-1 ...

Page 3

... Military +125 Figure 2 shows a typical calculation for the XC73144 device, programmed as eight 16-bit counters and operating at the indicated clock frequency. 500 400 300 200 100 0 Clock Frequency (MHz) Figure 2. Typical I vs Frequency for XC73144 CC 2-67 ...

Page 4

... The XC73144 architecture permits the automatic assignment of external ground signals to all Macrocells that are not declared as primary outputs or I/Os ...

Page 5

... Max Min 83.3 62 12.0 16 7.0 2 4.0 6 15.0 18.0 4.0 5.0 5.0 6 – LOGILP LOGI 2-69 XC73144-12 XC73144-15 ( Com/Ind Only) Max Min Max Min Max Units 80.0 66.7 6.0 7 8.0 9.0 12.0 10.0 12.0 15.0 19.0 22.0 27.0 5.5 6.0 XC73144-12 XC73144-15 ) (Com/Ind Only Max Min Max Min Max Units 55.6 45.5 18.0 22 10.0 12.0 15.0 7.0 9 20.0 23.0 28.0 25.0 30.0 36.0 5.5 6.0 7.5 8.5 MHz MHz ...

Page 6

... XC73144-7 XC73144-10 (Com Only) (Com Only) Min Max Min 3.5 7.0 1.5 2.5 3.5 3.5 1.0 1.5 2.5 15.0 19 7.5 10.0 5.0 6.0 1.0 3.0 5.0 1.0 2-70 XC73144-12 XC73144-15 (Com/Ind Only) Max Min Max Min Max Units 1.5 2.0 2.0 5.5 7.0 8.0 3.0 4.0 3.0 3.0 1.0 1.0 1.0 0.5 1.0 1.0 2.5 3.0 4.0 1.0 1.2 1.5 5.0 6.5 8.0 XC73144-12 XC73144-15 ) (Com/Ind Only Max Min Max Min Max Units 3.5 4.0 5.0 7.5 9.0 11.0 3.0 4.0 4.0 5.0 1.0 1.0 1.0 2.5 4.0 4.0 3.0 4.0 5.0 21.0 25 12.0 15.0 8.0 9 4.0 5.0 7.0 6.0 8.0 12.0 1.5 2.0 3 ...

Page 7

... V 3.3 V 260 2-71 XC73144-10 XC73144-12 XC73144-15 (Com Only) (Com/Ind Only) Min Max Min Max Min 62.5 55.6 45.5 5.0 6.0 7 3.5 4.0 7.0 8.0 10 5.0 5.5 6.0 5.0 5.5 6.0 XC73144-10 XC73144-12 XC73144-15 (Com Only) (Com/Ind Only) Max Min Max Min 3.5 4.0 4.5 5.0 6.5 8.0 9.0 10.0 10.0 12.0 10.0 12.0 2.5 3.0 Test Point 120 35 pF 360 35 pF X3491 Max Units MHz ...

Page 8

... XC73144 Programmable Logic Device BG225 PQ160 Input I/ I/ O/CKEN1 O/FOE0 O/FOE1 I/ I/O/ I/ I/O/ I/ I/ ...

Page 9

2-73 ...

Page 10

... XC73144 Pinouts (continued) BG225 PQ160 Input XC73144 M13 81 V CCIO L12 - O K12 - O N14 82 I/O K11 - O J12 83 I/O/FI P15 84 I/O G12 85 I/O/FI M14 86 I/O L13 87 I/O N15 88 I/O L14 89 I/O M15 90 I/O K13 91 I/O/FI K14 92 I/O L15 93 I/O/FI J14 94 V CCINT J13 95 I/O K15 96 I/O/FI J15 97 I/O/FI H14 98 I/O/FI H15 99 GND H13 100 GND F11 - V CCINT G13 101 ...

Page 11

... Plastic PLCC CLCC PQFP Code PC44 WC44 PQ44 -15 -12 XC73144 - Commercial = 0° to +70° Industrial = -40° to 85°C Parenthesis indicate future product plans XC73144 - 7 PQ 160 C Device Type Speed Plastic Ceramic Plastic Ceramic PLCC CLCC PLCC CLCC ...

Related keywords

XC73144-12 datasheet
XC73144-12 data sheet
XC73144-12 pdf datasheet
XC73144-12 component
XC73144-12 part
XC73144-12 distributor
XC73144-12 RoHS
XC73144-12 datasheet download