TLE7209-2R_07 INFINEON [Infineon Technologies AG], TLE7209-2R_07 Datasheet - Page 16
![no-image](/images/no-image-200.jpg)
TLE7209-2R_07
Manufacturer Part Number
TLE7209-2R_07
Description
7 A H-Bridge for DC-Motor Applications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet
1.TLE7209-2R_07.pdf
(32 pages)
Table 10
Failure Encoding in case of multiple faults
If multiple faults are stored in the failure register, the faults that are encoded in the DIAxx
bits can not be displayed simultaneously due to the encoding scheme that is used. In this
case, errors are encoded according to the following priority list.
– Priority 1: Under Voltage (please note that after removal of Under Voltage, the original
– Priority 2: Short circuit across the load
– Priority 3: all other short circuits
– Priority 4: open load
If a failure of higher priority is detected, the failures of lower priority are no longer visible
in the encoded SPI message.
Fault storage and reset of the Diagnosis Register DIA_REG
Register DIA_REG is reset upon the following conditions:
– With the rising edge of the CSN-Signal after the SPI-instruction RD_DIA. This reset
– When the voltage on DMS exceeds the threshold for detecting SPI-Mode (after Under
– A rising edge on EN while DIS=0 or a falling edge on DIS while EN=1 re-activates the
Data Sheet
DIA21 DIA20 DIA11 DIA10 Description
1
-
-
-
0
0
1
1
0
error will be restored, see below)
only takes place if the correct number of 16 SCK pulses has been counted.
Voltage condition). Under Voltage on Vs (typ. < 5,0V) sets Bit 0.... Bit 3 of DIA_REG
to 0000. If Vs rises above the Under Voltage level, Bits of DIA_REG are restored
(when DMS > 3.5V).
output power-stages, and resets the DIA_REG register.
1
-
-
-
0
1
0
1
0
Encoding of the Diagnostic Bits of OUT1 and OUT2
0
0
1
1
1
-
-
-
0
0
1
0
1
1
-
-
-
0
Short circuit to battery on OUT1 (SCB1) latched
Short circuit to ground on OUT1 (SCG1) latched
Short circuit to battery on OUT2 (SCB2) latched
Short circuit to ground on OUT2 (SCG2) latched
Short circuit over load (SCOL)
No error detected on OUT1
Open load (OL)
No error detected on OUT2
Under Voltage on Pin Vs
16
Circuit Description
Rev. 1.4, 2007-04-05
TLE 7209-2R
latch
behavior
latched
-
latched
-
not latched